

LANDAC II Operation & Maintenance Manual

B1577-AAA-00 V0.0

Telvent 10333 Southport Dr. S.W. Calgary, AB, Canada T2W 3X6

 Phone:
 +1 (403)253.8848

 Fax:
 +1 (403)259.2926

 E-mail:
 info.canada@telvent.abengoa.com

Telvent 7000A Hollister Rd. Houston, TX 77040-5337

 Phone:
 +1 (713)939.9399

 Fax:
 +1 (713)939.0393

 E-mail:
 info.usa@telvent.abengoa.com

LANDAC II Operation & Maintenance Manual

For Reference Only

© Copyright 2011 by Telvent USA, Inc.

The information contained in this document is confidential and proprietary to Telvent USA, Inc. It is not to be copied or disclosed for any purpose except as specifically authorized in writing by Telvent. Although the information contained herein was correct and verified at the time of publication, it is subject to change without notice.

Document Approval

Rev	Date	Description	Approved	Approved
0.0	06-13-11	Initial Release	Qa \$\$\$\$ 01-JUL-2011	say 7/1/11
	h <u></u>		Dan Stark, RTU Software Manager	Garry Macejewski, RTU Engineering

LANDAC || Operation & Maintenance Manual

Manager

Table of Contents

CHAPTE	<u>R 1 Introduction</u>	1-1
1.1	General Functions	1-1
1.2	Rear Panel Functions	1-5
1.3	Features	1-6
1.4	Architecture	1-7
1.5	Graphical User Interface (GUI)	1-9
1.6	Point Mapping	1-9
1.7	Communications	1-9
1.8	Relay Ladder Logic (RLL)	1-10
1.9	Packaging	1-10
1.10	Protection	1-10
<u>CHAPTER</u>	<u>R 2 Specifications</u>	2-1
2.1	Size	
2.2	Visual Indications	
2.3	User Computer Requirement	
2.4	Environmental	
2.5	CPU/Memory	
2.6	User Interface	
2.7	Communications	
2.8	C3463 PCA Ethernet 10/100 5-Port Switching Hub	
2.9	Power Requirements	
2.10	Alarm Outputs	
2.11	IRIG-B Input	
2.12	IRIG-B Output	
2.13	RS-232 Power (Selectable)	
2.14	Logic Capabilities	
2.15	Digital Inputs	
	2.15.1 Status Inputs	
	2.15.2 Accumulator Inputs	
	2.15.3 SOE Inputs	
2.16	Analog Inputs	
2.17	SBO Control Outputs	
<u>CHAPTER</u>	<u>R 3 Installation</u>	
3.1	General Installation Procedure	
	3.1.1 Rack Installation	
	3.1.2 Panel Installation	
	3.1.3 User Interface Connections	

3.2	Power Input		
3.3	Ethernet Ports		
3.4	Serial Ports		
	3.4.1 Front Panel (Console & PPP)		
	3.4.2 Rear Panel (Serial Ports)	3-6	
	3.4.3 Radio Keying Option	3-7	
3.5	C3810 I/O Exansion Board		
	3.5.1 Analog Input Expansion	3-9	
	3.5.2 Digital Input Expansion		
	3.5.3 SBO Control Expansion		
3.6	Alarm Outputs		
3.7	IRIG-B In & IRIG-B Out		
	3.7.1 IRIG-B signal as a Input to the RTU		
	3.7.2 IRIG-B signal output from the RTU		
	3.7.3 IRIG-B Reference	3-13	
	4 Maintenance		
4.1	Comm Port Diagnostics		
4.2	Troubleshooting		
	4.2.1 LED Display		
	4.2.2 Data Display		
4.3	LANDAC II Reference Points		
4.4	Internal Status Points		
	4.4.1 Data Display		
		Г 4	
	<u>5 Theory</u>		
5.1	Basic Architecture 5.1.1 PC/104 Architecture		
5.2	LANDAC II Microprocessor Overview		
-			
5.3	Hardware Design 5.3.1 LEDs		
	5.3.2 PC/104 Bus Interface/Connector		
	5.3.3 Communication Ports		
	5.3.4 Power Input		
	5.3.5 Expansion (XT) Architecture		
5.4	Select Before Operate		
5.5	Digital Input Expansion		
5.5	5.5.1 Firmware Debounce Algorithm		
5.6	Analog Input XT		
2.0			
	X A C2010 Desire Descurrent		
	X A C3810 Design Document		
APPENDI	X B Glossary	B-1	
APPENDI	X C Index	C-1	
APPENDI	X D Drawings	D-1	

List of Figures

Figure 1-1 Substation Integration	1-3
Figure 1-2 LANDAC II	
Figure 1-3 LANDAC II Front View	
Figure 1-4 LANDAC II Rear View	
Figure 2-1 LANDAC II Front View	
Figure 2-2 LANDAC II Rear View	2-1
Figure 3-1 LANDAC II Dimensions	3-1
Figure 3-2 LANDAC II Dimensions	3-2
Figure 3-3 LANDAC II Panel Mounting Template	3-2
Figure 3-4 LANDAC II Variance Structure	3-3
Figure 3-5 Recommended Direct Connections with a Switched Ethernet Card	3-4
Figure 3-6 Recommended Network Connections with a Switched Ethernet Card	3-4
Figure 3-7 LANDAC II Front Panel	3-5
Figure 3-8 LANDAC II Rear Panel	3-5
Figure 3-9 Console & PPP DB9 Pin-out	3-6
Figure 3-10 Serial Port DB9 Pin-out	3-6
Figure 3-11 C3263 Radio Keying Board Installation	3-7
Figure 3-12 C3810 I/O Expansion Board	3-8
Figure 3-13 C3130 16-Point AI XT	3-9
Figure 3-14 C3132 32-Point DI XT	3-10
Figure 3-15 Accumulator Input Field Wiring	
Figure 3-16 C3133 SBO XT 8 Trip/Close Points	3-11
Figure 3-17 SBO XT Field Wiring	3-12
Figure 4-1 Command Communications Port Data	4-2
Figure 4-2 Clicking the Back Button While in Test	4-3
Figure 4-3 Comm Port Test	4-4
Figure 4-4 Front Panel LEDs	4-5
Figure 4-5 Mapping Internal Status Points	4-8
Figure 5-1 XT Cable Connections	5-4
Figure 5-2 SBO Block Diagram	5-5
Figure 5-3 SBO Matrix	
Figure 5-4 Typical Digital Input	5-6

ix

List of Tables

Table 4-1	Port Test LEDs	4-4
Table 4-2	LANDAC II Reference Points	4-7

CHAPTER 1 Introduction

This user manual describes the operation and maintenance of the Telvent LANDAC II Substation Automation Platform.

1.1 General Functions

The LANDAC II was designed in order to prolong the life of existing LANDAC RTUs originally supplied to Commonwealth Edison beginning in 1989 and continuing over a three year period. The LANDAC II completely replaces the original LANDAC card cage including the Cluster Controller (CC), Field Interface Modules (FIMs) and Power Supply. In this redesign, several new features were implemented that assures the design will be technologically current for several years to come. The LANDAC II utilizes the latest Sage CPU (C3414) available from Telvent which supports two Ethernet Ports with independent NICs as well as the latest version of VxWorks. Compared to the original LANDAC, the LANDAC II is designed to be very IED communications intensive which is evidenced by its sixteen (16) serial communications channels and it's sixteen (16) configurable Ethernet Sockets. In order to support the multitude of possible IEDs, the LANDAC II utilizes a Web based User Interface and supports totally independent point maps for each of the configured Host interfaces. In addition to the enhanced communications capabilities, several Applications and Logging functions are designed into the LANDAC II as well.

Configuration

Equipped with a powerful browser based user-interface, its user-friendly configuration tools allow it to manage data with simple and intuitive click, drag and drop procedures. There is no special software to load or keep track of. The only requirement is a PC with Internet Explorer® version 6.0 or higher. Configuration tools include features for auto-configuration and the ability to build custom templates for standard configurations making it easy to integrate IEDs with the data set you desire. Other features make analog scaling both powerful and flexible, eliminating the headaches of mapping data with different resolutions and scaling factors to the same port.

The LANDAC II includes Telvent's entire protocol library enabling it to talk to a wide range of IEDs and master stations without added costs and without limitations (i.e., any comm. port can be configured by the user to talk any available protocol).

Communications

The LANDAC II has sixteen (16) RS232 communications ports complete with LEDs for positive visual indication of data activity, five Ethernet ports (two NICs) and a separate port for an external Dial-up modem, making it a compact yet powerful communications platform. In addition, the LANDAC II supports up to 480 Digital Inputs and 192 T/C Momentary or Latching Controls for picking up I/O points not available from IEDs. Built specifically with relay integration in mind, the LANDAC II has features that allow for pass thru connections from either the Ethernet or Dial-up port to any other port. Precision timing can be provided via GPS receiver or IRIG-B signals and bussed to all the serial ports.

Computation

In addition to its communications capabilities, the LANDAC II is equipped with a powerful CPU and plenty of memory for running automation applications. Every LANDAC II includes an IEC 61131 compliant Programmable Logic Controller runtime engine, which allows the user to build custom closed-loop logic algorithms for everything from simple "if-then" operations to sophisticated auto-sectionalizing schemes.

Climate

The LANDAC II meets or exceeds the requirements for survival in the harsh electrical environment of a utility substation. Based on field proven technology, the LANDAC II is tested against IEEE and ANSI surge withstand and fast transient specifications. It comes in a rugged metal enclosure intended for mounting into a standard 19-inch rack or relay panel. Power options include standard 125 VDC / 120 VAC and 20-60 VDC input power sources. The LANDAC II is specifically designed to make integrating IEDs in an electrical substation simple, secure, and ready for the next wave of substation automation applications.


General Operational Considerations

Note: The initial setup is for a Username of "Admin" and a Password of "Telvent1!"

Note: With the release of firmware C0 and later, the initial TCP/IP address is now 172.18.150.50.

Figure 1-1 shows the LANDAC II with a broad range of devices, communications mediums and protocols. While not necessarily a configuration one might design on purpose, it shows the power of the LANDAC II and the possibilities it brings to the table. Most utilities have a wide range of new and legacy devices that need to be pulled together to form a functioning system. The LANDAC II meets the challenge without closing the door to future advancements. The LANDAC II is the perfect platform to pull everything together while leaving a clear and easy migration path into the future.

Figure 1-1 Substation Integration



The Theory of Operation chapter should be used in conjunction with the schematics and printed circuit assembly drawings. The drawings also include bills of material for those users wishing to perform component level repair of failed assemblies.

Figure 1-2 LANDAC II



Figure 1-3 LANDAC II Front View






Figure 1-4 LANDAC II Rear View





1.2 Rear Panel Functions

Power Input

This is the power input according to the variance for the particular LANDAC II. The choices at time of purchase are: 85-350VDC and 85-264VAC universal supply, or 20-60VDC.

Analog Input Expansion

Using 4 Analog Input Expansion ports and 5 XT boards per bus, up to 320 analog points.

Digital Input Expansion

Using 2 Digital Input Expansion ports with 8 XT boards on bus 1 (J5) and 7 XT boards on bus 2 (J6), up to 480 status points or Form A accumulators (240 Form C accumulators).

SBO Control Expansion

Using 3 SBO Control Expansion ports and 8 XT boards per bus, up to 192 SBOs.

1-5

PB Reset

Push Button Reset.

Alarm 1 & 2 Output

Form C outputs for Alarms.

IRIG-B In & IRIG-B Out

IRG-B input and output are available from these two ports.

PPP-R

Point to Point Protocol connector. The –R simply means Rear panel. There is also a front panel PPP port connected in parallel.

LAN

Three ports for Switched Ethernet. The main Ethernet port is on the front panel.

WAN

The port for the secondary Ethernet port.

Ports 1 Through 16

Sixteen serial ports for communications with IEDs and/or masters.

1.3 Features

The LANDAC II uses the latest electronic technology for reliability, speed and maintainability. It is intended for use where limited on-board I/O is acceptable, yet is capable of polling a wide variety of IEDs or other devices.

The LANDAC II has the following new features:

- Web Browser "UIF" User InterFace configuration tool, uses Internet Explorer 6.0 (no proprietary software required)
- Full MTU / IED Protocol Library Standard
- 2 Built-in 10/100 MB Ethernet Ports
- 16 Built-in RS232 Communications Ports
- Dedicated User Configuration Port
- Dedicated Serial Dial-up Port
- Over 100 LEDs for positive visual indications:

Power, Run, Reset, SBM Local, Time Source Failed, IED Failed, User Logged IN,

Config Changed, RLL Running, Ethernet Link, Alarms 1 & 2


Communications LEDs (RX, TX, RTS, CTS, and DCD/+5V on each port)

• Continuous IRIG-B output with built-in bus to all comm. ports for IRIG-B, GPS, RTC, or Protocol time synchronization

- Wide range input power supply for standard Substation voltages
- Rugged relay style metal enclosure for easy mounting
- PC/104 Bus Architecture
- Designed specifically for Electric Utility Applications (Meets IEEE 472, ANSI C37.90 SWC & C37.90.1 standards)
- Internal 3 Port Ethernet Switch
- External Digital & Analog Inputs and SBO Control Output points Up to 480 Digital or 240 Accumulators Inputs
 - Up to 320 Analog Inputs
 - Up to 192 T/C Momentary and Latching Control Outputs

1.4 Architecture

The Figure below shows a simplified block diagram of the LANDAC II Baseboard that illustrates its general architecture and major components. The basic LANDAC II consists of a baseboard, a microprocessor daughter board, a 3-port Ethernet Switch and a C3810 I/O board.



LANDAC II Operation & Maintenance Manual

1.5 Graphical User Interface (GUI)

The LANDAC II is easily configured using the standard web browser, Internet Explorer version 6.0 or later. The physical connection may be made in one of four ways:

- Ethernet connection using an Ethernet crossover cable directly to the front panel Ethernet port
- Ethernet connection to a network, locally or remotely
- PPP connection using a null-modem cable to the PPP-F or PPP-R port
- Console this method commonly used to read and/or change IP address

See Appendices D and E in the config@WEB Software Users Guide for details on connections.

The GUI is designed around the classical client/server model. A web browser is all you need for your client (PC) and you can browse any Device product or any version of that product that supports our web interface. All configuration data is stored on the LANDAC II in the form of Extensible Markup Language (XML). XML data is served up to the browser within HTML pages or transformed into HTML via Extensible Stylesheet Language (XSL). In either case data is presented to the user in an intuitive format using common design elements like forms, Radio Buttons, Spin Boxes, Alert Boxes, etc. for much of the data entry.

The GUI supports File Transfer Protocol (FTP) to transfer files to/from the LANDAC II and the client. The file types include Device applications, Web pages, Configuration files, and the operating system. In short, every file within one LANDAC II can be transferred to another LANDAC II or parts of the LANDAC II file system can be upgraded as needed. This provides a powerful means of performing firmware upgrades or configuration changes.

1.6 Point Mapping

The substation products of today must interface to a wide Varity of I/O and industry standard IEDs. This creates within the LANDAC II a large database of points that must be transferred to one or more master stations.

The LANDAC II GUI supports an intuitive drag and drop point mapping scheme. Each point within the LANDAC II is named and scaled with user definable names and values. Scaling is used for local data display as well as protocol count scaling for conversion of data from one protocol to another.

1.7 Communications

The LANDAC II supports a large suite of communication protocols over many different types of communications media. Two Ethernet ports and sixteen (16) RS232 ports come as standard hardware. Three switchable Ethernet ports are standard. Also supported is an IRIG-B input on BNC. IRIG-B output is supported on all 16 RS-232 ports.

The UIF is a dedicated RS232 port that supports Point-to-Point Protocol (PPP). This port can be used for initial setup, local maintenance and configuration updates.

All Telvent substation automation products support multiple Device and IED protocols. This allows for data to be mapped from IEDs to multiple masters via different Device protocols. Example: If you were replacing your current master station software that talks Series V protocol with a system that supports DNP, your Device could talk to both the old master and the new master at the same time. This provides an excellent means of replacing legacy RTU/MTU equipment without interruption to data acquisition.

An emerging need for substation products is SCADA protocols to communicate over Ethernet all the way down to the Device. The LANDAC II supports DNP, Modbus, and IEC 104 over Ethernet.

1.8 Relay Ladder Logic (RLL)

The LANDAC II supports a RLL Runtime Target that accepts applications that can be developed using any one of the five IEC 61131-3 languages plus flow Charting. Programs are developed on an application workbench that runs only on the client. Fully developed/debugged programs can be downloaded into the LANDAC II and activated for execution.

RLL applications have access to all the data within the Device and make use of the powerful mapping capabilities of the GUI. Output data from RLL applications can be viewed in real time data displays.

1.9 Packaging

The LANDAC II is packaged in an enclosure measuring 11" deep by 7" high by 19" wide. The enclosure is suitable for mounting in a standard 19" rack, or in a panel (with suitable depth). For practical purposes, the clearance for depth must include room for appropriate cables.

1.10 Protection


All terminations contain any transient protection required for the particular input function. In addition to this, relays include matrix and kick-back diodes and digital inputs include current limiting resistors.

CHAPTER 2 Specifications

2.1 Size


ENCLOSURE

19" x 10.5" x 7" metal chassis Fits standard 19" rack / relay panel









LABEL DETAIL

(SEE NOTE 5)

TEL	/ENT	LANDAC II		
Substa	ation Auton	ation Platform		
B1577-LD2-00001				
20-60VDC W/LX 800 & ETH				
W.O.W	REV-	SN#		
Input Voltage Range				
	20-60	VDC		

LABEL - A

TEL	/ENT	LANDAC II		
Substa	Substation Automation Platform			
F	B1577-LD2-00002			
125VDC/AC W/LX 800 & ETH				
W.O.#	REV-	SN#		
Input Voltage Range 85-350VDC, 85-264VAC				



2.2 Visual Indications

COMMUNICATIONS

OTHER INDICATIONS

5 LEDs per RS-232 port (DCD/+5V, RX, RTS, TX, CTS)

Power, Run, Reset, SBM Local, Time Source Failed, IED Failed, User Logged IN, Config Changed, RLL Running, Ethernet Link, Alarms 1 & 2, SBO Controls Disable, IED Controls Disable

2.3 User Computer Requirement

OPERATING SYSTEM

Windows XP & Vista with Internet Explorer Version 6 or above. If using XML to Excel macro, Microsoft Office 2003 or above.

2.4 Environmental

OPERATING TEMPERATURE RELATIVE HUMIDITY TRANSIENT PROTECTION -40 to +85° C

5% to 95%, non-condensing

All user field connections designed to pass IEEE 472-1974, ANSI C37.90.1-1989 ANSI C37.90-1979 (R1982)

2.5 CPU/Memory

Please refer to the CPU Manual for CPU/Memory Specifications

2.6 User Interface

WEB BROWSER ETHERNET PPP Internet Explorer 10/100BASE-T (RJ45) RS-232 38.4kbps

Baseline

Communications 2.7

ETHERNET	Two built-in 10/100BASE-T (RJ45) auto-negotiate (will adjust to the speed and half/full duplex of the connecting device)
SERIAL	16 RS-232C (DB-9) Ports
CONSOLE	RS-232C (DB-9)
DIAL-UP	RS-232C (DB-9)
SERIAL SPEEDS	300-9600 bps (38,400 for PPP)
PROTOCOLS	Synchronous and asynchronous, bit & byte

C3463 PCA Ethernet 10/100 5-Port Switching Hub 2.8

ETHERNET

Five built-in 10/100BASE-T (RJ45) auto-negotiate (will adjust to the speed and half/full duplex of the connecting device)

Power Requirements 2.9

INPUT VOLTAGE

85-350VDC / 85-264VAC 20-60VDC

Power Consumption

Input Voltage	Typical Power Consumption	Max Power Consumption @ Rated Temperature
20-60VDC	12.75 Watts	18 Watts
85-350VDC	12.75 Watts	18 Watts
85-264VAC	25 Watts	30 Watts

Note: Power consumption is measured at the Power Input terminals on the back panel.

INPUT/OUTPUT ISOLATION

500 VDC

2.10 **Alarm Outputs**

CONTACT FORM	Form C
MAX OUTPUT POINTS	2
CONTACT RATINGS	30 VDC @ 2A, 129 VDC @ 500 MA

2.11 **IRIG-B** Input

MODULATED/DEMODULATED FORMAT

Accepts IRIG-B signal through BNC connector

2.12 IRIG-B Output

DEMODULATED FORMAT DEMODULATED Available on all 16 Communications ports Pins 4&6 on RS-232C (DB-9) Available on BNC connector

2.13 RS-232 Power (Selectable)

5VDC	Configurable on all 16 Comm ports
FORMATS	Pin 1 on RS-232C (DB-9)
POWER AVAILABLE	5W Max Total

2.14 Logic Capabilities

IEC 61131 compliant PLC runtime engine.

2.15 Digital Inputs

(Requires optional external termination (XT) module and status wetting supply as required)

2.15.1 Status Inputs

ISOLATION	Optically isolated, 1500VDC
LOOP VOLTAGES	12, 24, 48, and 129VDC
DEBOUNCE	20 msec nominal
CONFIGURATION	2 terminals per point (+ and -)
MAX INPUTS	480
POWER	XT excitation
INDICATORS	One LED per point.
XT DIMENSIONS	32pt 7x19 inch

2.15.2 Accumulator Inputs

ACCUM. FORMATS	FA, FC (1 or 2 counts/cycle)
ACCUM. INPUT RATE	20 pps max.
MAX INPUTS	480 Form A or 240 Form C

2.15.3 SOE Inputs

ACCURACY	5ms, leading edge tagged
DEBOUNCE	20ms fixed
STORAGE CAPACITY	256 events, optional 1024

2.16 Analog Inputs

Note: Analog inputs require one or more C3130 XT AI card(s).

INPUT TYPE	Single ended
INPUT RANGES	±5VDC, 0-5VDC, 1-5VDC, ±1mA, 0-1mA, 4-20mA
RESOLUTION	12 bits (11 bits plus sign)
COMPREHENSIVE ACCURACY	±0.25% FS between –40° and +85°C
REFERENCE VOLTAGES	±4.500V
CONVERSION RATE	All analogs once per second
COMMON MODE RANGE	±10V
COMMON MODE REJECTION	80 dB @ 50/60Hz
NORMAL MODE REJECTION	60 dB @ 50/60Hz
INPUT RESISTANCE	1M ohm typical
MAX INPUTS	320
XT CONFIGURATION	2 terminals per point (+ and -) with a shared shield ground.

2.17 SBO Control Outputs

(Requires optional external termination (XT) module)				
DURATION	Software programmable in 5 msec. increments			
MOMENTARY	KUP type 1FC/2FA 10A @ 240VAC or 10A @ 28VDC. KUEP type 1FC 3A @ 150VDC, 2FA 5A @ 150VDC, 1FX 10A @ 150 VDC.			
LATCHING	KUL type 1FC/2FA 10A @ 240VAC or 10A @28VDC.			
RELAY INSTALLATION	Socketed			
MAX OUTPUT POINTS	192 T/C Pairs			
XT DIMENSIONS	8pt 7x19 inch			

CHAPTER 3

This chapter describes the normal installation and operation procedures for the LANDAC II Substation Automation Platform. Prior to installing the LANDAC II, we recommend that you perform a preliminary functional test to verify that the configuration is correct for the intended site and also to check for any undetected shipping damage. Preliminary testing should be performed after the LANDAC II has been setup using the information in the previous chapters.

3.1 General Installation Procedure

3.1.1 Rack Installation

As shown in Figure 3-1, the LANDAC II is made to be mounted in a standard 19" rack assembly. All that is needed is four screws. No special ventilation is needed.

The procedures for connecting field wiring to the RTU are provided in the following sections.

Caution: The printed circuit assembly contains CMOS devices and is sensitive to static discharge. Boards should be handled only at a grounded workstation. Avoid touching the electronic components, jumpers, connectors, or the exposed etches on the boards.





Figure 3-1 LANDAC II Dimensions

Figure 3-2 LANDAC II Dimensions



3.1.2 Panel Installation

The LANDAC II may also be installed in a panel, provided there is enough depth behind the panel to accommodate the LANDAC II plus cable connections. Follow the cutout and hole-tapping template shown in Figure 3-3.




Figure 3-3	LANDAC II	Panel Mo	untina 1	Femplate
riguic 5 5		i unci mo	anting	cinplate

3.1.3 User Interface Connections

There are four physical ways to connect to the LANDAC II:

- Ethernet connection to a network using a Straight-through cable to the CPU card - Best way to gain remote access
- Ethernet connection locally using an Ethernet crossover cable to the CPU card - Best way to gain local access
- PPP (Point-to-Point Protocol) connection using a null-modem cable to the UIF port


 Moderately slow; can still access RTU locally or even remotely with a dedicated
 comm. Channel
- Console this method commonly used to read and/or change IP address

Both the PPP and the Ethernet connections use the same GUI running on Internet Explorer. The difference is that the PPP connection runs at 38,400 baud; the Ethernet connection runs at 10/100MB. When dealing with a GUI, obviously the faster connection is much better. Therefore, the primary connection to the RTU is Ethernet.

Please see Appendices D and E in the config@WEB Software Users Guide for further connection information.

3.2 Power Input

Field input power depends upon the variance of your particular LANDAC II. See "Power Input" variance in Figure 3-4. Refer to your label on the rear panel for your particular variance. After determining the correct input power, connect the power to the POWER INPUT termination on the back of the LANDAC II as shown in Figure 3-8.



1

3.3 Ethernet Ports

The LANDAC II is equipped with one standard Ethernet port on the front panel. Switched Ethernet provides three more Ethernet ports on the rear panel as shown in Figure 3-5.

Switched Ethernet is a method of increasing the number of available Ethernet ports while at the same time ensuring that traffic flow (throughput) is optimized. The switched Ethernet card is "smart" because it can recognize whether you have a straight-through or cross-over Ethernet cable attached to one of the switched ports, and compensate accordingly. As a matter of good configuration practice, we recommend that you always use a cross over cable when accessing the LANDAC II directly, as shown in Figure 3-5, and always use straight through cables when connecting through a network, as shown in Figure 3-6.

In addition to the standard Ethernet port and the Switched Ethernet, the LANDAC II is equipped with a WAN Ethernet port on the rear panel. This port uses a separate NIC (Network Interface Card) from the standard and the switched ports and thus must be accessed by a separate IP address. This port allows the LANDAC II to be a component of another network.




Figure 3-5 Recommended Direct Connections with a Switched Ethernet Card

Figure 3-6 Recommended Network Connections with a Switched Ethernet Card




Figure 3-7 LANDAC II Front Panel






Figure 3-8 LANDAC II Rear Panel



LABEL DETAIL



3.4 Serial Ports

3.4.1 Front Panel (Console & PPP)

The LANDAC II has two RS232 connectors on the front panel. One is the Console, the other is PPP-F (Point to Point Protocol). The F is a reminder that there are two PPP ports; one on the Front, one on the Rear. The Front and Rear PPP ports are meant as a convenience; they are in parallel. Electrically, there is only one PPP port.

Signal	Pin #	Description	Туре	Console	PPP
DCD	1	Data Carrier Detect	Input		Х
RX#	2	Receive Data	Input	Х	Х
TX#	3	Transmit Data	Output	Х	Х
DTR	4	Data Terminal Ready	Output		Х
DGND	5	Ground	N/A	Х	Х
DSR	6	Data Set Ready	Input		Х
RTS	7	Request To Send	Output		Х
CTS	8	Clear To Send	Input		Х
RI	9	Ring Indicator	N/A		

Figure 3-9 Console & PPP DB9 Pin-out

X = Active

3.4.2 Rear Panel (Serial Ports)

There are 17 RS232 connectors on the Rear Panel. One of the connectors is PPP, which is in parallel with the PPP connector on the front (see above). The other 16 serial ports are used for connections to IEDs and/or MTUs.

Signal	Pin #	Description Type	
DCD	1	Data Carrier Detect *	Input
PWR		+5V for aux comm. devices *	Output
RX#	2	Receive Data	Input
TX#	3	Transmit Data	Output
IRIGB	4	Timing signal	Output
DGND	5	Ground	N/A
IRIG_GND	6	IRIG Ground	N/A
RTS	7	Request To Send	Output
CTS	8	Clear To Send	Input
RI	9	Ring Indicator	N/A

Figure 3-10 Serial Port DB9 Pin-out

* Selectable for either DCD or PWR – "No" for DCD, "Yes" for PWR. The default is "No". See Communication Port Configuration below.


Communication Port Configuration							
Port Number	RTS	+5 V DC	Name	Protocol	Configure Protocol	Point Operations	Copy to Port
Port #1	К 🛰	No 💌	Port 1	DNPM 🔽	Port 01	Configure	Сору
Port #2	К 🛰	Yes No	Port 2	DNPR 💌	Port 02	Map Points	Сору
Port #3	К	No 💌	Port 3	None 🗸	Port 03	· ·	Сору
Port #4	К 🗸	No 💌	Port 4	None 🗸	Port 04	· · ·	Сору


B1577-AAA-00LD2

Document Version 0.0

3.4.3 Radio Keying Option

Some communications devices require an open collector output to key the device for data transmission. The config@WEB RTUs do not have this output on their baseboards. The optional C3263 Radio Keying Module provides an optically isolated open collector output to perform this function. Configure the RTS (Request to Send) to K (for Keyed) in the Communications Port Configuration to control this output. The module is installed as shown in the figure below.





3.5 C3810 I/O Expansion Board

Internal to the LANDAC II is the C3810 I/O expansion board. This board adds additional I/O to the LANDAC II To view the C3810 Design Document, see Appendix A. The board has the following I/O complement:

- 256 Status Inputs on 1 bus connector
- 320 Analog Inputs on 4 bus connectors
- 128 SBO controls on 2 bus connectors

The C3810's PC/104 connector allows for placement of the board vertically between the baseboard and the CPU card.




Figure 3-12 C3810 I/O Expansion Board


3.5.1 Analog Input Expansion


Note: Requires optional external termination (XT) module.

LANDAC II Analog Input Expansion Module, the C3130 AI XT (Figure 3-13), connects to one of four Analog Input Expansion connectors on the rear panel (see Figure 3-8).

The AI XTs are connected together with standard ribbon cables in a daisy chain. The first XT is connected from the AI Expansion connector on the LANDAC II rear panel to J1 on the XT. Subsequent XTs are daisy chained together (J2 to J1). You may continue adding XTs in this manner until a maximum of five full XTs are installed and when a total of 80 (per AI bus) input points has been reached.

The LANDAC analog inputs are differential, hence two terminals (positive and negative) are provided for each input, along with shared terminal points for the shields. It is recommended that shielded pair cables be used for each analog input, and that the shields be tied to ground only at the XT.





3.5.2 Digital Input Expansion

Note: Requires optional external termination (XT) module.

The LANDAC II uses the same digital input extension hardware for both status and accumulator inputs. The LANDAC II XT connection is on the rear panel (see Figure 3-8).

The DI XTs are connected together with standard ribbon cables in a daisy chain. The first XT is connected from the DI Expansion connector on the LANDAC II rear panel to J1 on the XT. Subsequent XTs are daisy chained together (J2 to J1) until a total of 256 input points has been reached on the first connector and 224 input points on the second connector.


Digital inputs are added using the C3132 DI XT (Figure 3-14) which allows 32 inputs. All digital inputs include individual LEDs that are illuminated when the corresponding contact is closed.

ТВ1	TB2
	132 T. DI
ТВЗ	TB4

Figure 3-14 C3132 32-Point DI XT

The DI XT provides two terminals for each digital input. The "+" sign indicates the terminal which connects to the wetting voltage. These "+" terminals are all wired together on the XT. The other terminals connect to the opto-coupler. Form A accumulators require one digital input (two wires) each and are hooked up the same as status inputs. Form C accumulators require two digital inputs (typically three wires) each and should be wired according to the example in the left side of Figure 3-15. Note that either positive terminal in the input pair can serve as the common terminal.

Figure 3-15 Accumulator Input Field Wiring



3.5.3 SBO Control Expansion

Note: Requires optional external termination (XT) module.

The rear panel of the LANDAC II includes an SBO Control Expansion connector. Using ribbon cables in a daisy-chain connection, up to 192 SBOs (384 coils) may be added to the LANDAC II.

3.5.3.1 C3133 SBO XT

The C3133 19-in. rack mount SBO XT (Figure 3-16) provides eight momentary and latching control outputs, in the form of 16 KUP or KUEP type relays. All relays are installed in sockets with mechanical restraints and have associated LEDs to indicate when a specific relay coil is energized. This XT is cabled onto the SBO bus by connecting the ribbon cable from the LANDAC II rear panel connector or OUT connector of a previous XT to the J1 (IN) connector of the C3133. The J2 (OUT) connector is used to connect to the next XT on the SBO bus.





Figure 3-16 C3133 SBO XT 8 Trip/Close Points

In a typical installation, the uppermost XT contains the first eight outputs, the next lower XT contains the next group of outputs, and so on. The typical SBO XTs are equipped with relays rated for 10A at 240VAC or 24VDC. For applications that require that higher DC voltages be switched, KUEP-type relays with magnetic blowout must be used. These relays have a contact rating of 10A at 150VDC and their standard contact arrangement is form X.

Warning: KUP and KUL type relays should not be used to switch 125VDC devices, even if the current is significantly less than 10A. The contact rating of these relays is greatly reduced at high DC voltages and the relay is subject to failure if the maximum current is exceeded. Consult the factory if you are unsure of the suitability of the relays installed on your SBO XTs.

Figure 3-17 illustrates the hookup procedure for the first output for the various versions of the SBO XT. The momentary and latched output functions shown (trip/close and on/off) are arbitrary; the master station that commands the RTU determines the actual functions. The firmware simply treats the SBO XT as a group of 8 or 16 relay coils without regard to their assigned functions.





3.6 Alarm Outputs

The LANDAC II has two Form C outputs on the rear panel for alarms. From the config@WEB interface, you may configure these alarms to be activated by any DI. See Chapter 2 Specifications for contact ratings.

3.7 IRIG-B In & IRIG-B Out

IRIG-B input and output are available from these two ports on the rear panel. Use RG58 coaxial cable for connections between devices for the IRIG-B signal.

3.7.1 IRIG-B signal as a Input to the RTU

If the RTU IRIG-B system is connected to a IRIG-B source, it must provide a B 0 2 X or B 1 2 X Time Code Format signal to the RTU.

Modulation/Frequency (First Digit of IRIG-B Time Code Format)

- 0 Pulse Width Code
- 1 Sine Wave, Amplitude Modulated

Frequency/Resolution (Second Digit of IRIG-B Time Code Format)

2 - 1kHz/1ms

Coded Expressions (Third Digit of IRIG-B Time Code Format)

0 through 7 is acceptable. The RTU IRIG-B system uses only the BCDtoy (Binary-Coded-Decimal time-of-year) Coded Expressions part of the IRIG-B data stream. The BCDtoy is included in Coded Expressions 0 to 7 of the IRIG-B data stream.

3.7.2 IRIG-B signal output from the RTU

If the RTU IRIG-B system is driven by a time source in the RTU, the Time Code Format is B 0 2 2.

Modulation/Frequency (First Digit of IRIG-B Time Code Format)

0 - Pulse Width Code

Frequency/Resolution (Second Digit of IRIG-B Time Code Format)

2 - 1kHz/1ms.

Coded Expressions (Third Digit of IRIG-B Time Code Format)

2 - BCDtoy

3.7.3 IRIG-B Reference

The following is a link to the IRIG Standard 200-04 document for IRIG Serial Time Code Formats.

https://wsmrc2vger.wsmr.army.mil/rcc/manuals/200-04/TT-45.pdf

CHAPTER 4

This chapter describes maintenance procedures for the LANDAC II. Those users who desire a more thorough technical understanding of the LANDAC II should refer to the Theory of Operation chapter which contains detailed descriptions of each module, and to the Drawings chapter, which contains complete schematics, bills of materials, and printed circuit board assembly drawings.

The following equipment is recommended for performing routine maintenance and repair on LANDAC II RTUs:

- General-purpose 3-1/2 digit DMM
- General-purpose oscilloscope

The LANDAC II requires no routine adjustments.

4.1 Comm Port Diagnostics

The RTU includes a built-in test routine that allows limited testing of the communication ports. Click the Command tab, then click Serial Comm. You will see a screen similar to Figure 4-1.

Port Number	RTS	+5V	Name	Protocol	Command Port Data	Test Mode
Port #1	к	No	Series V to Master	Series V	Port Data	Normal 💌
Port#2	к	No	Port 2	DNPM	Port Data	Normal 💌
Port#3	к	No	Port 3	None	Port Data	Normal 💌
Port#4	к	No	Port 4	None	Port Data	Normal 💌
Port#5	к	No	Port 5	None	Port Data	Normal 💌
Port#6	к	No	Port 6	None	Port Data	Normal 💌
Port#7	к	No	Port 7	None	Port Data	Normal 💌
Port#8	к	No	Port 8	None	Port Data	Normal 💌
Port#9	к	No	Port 9	None	Port Data	Normal 💌
Port#10	к	No	Port 10	None	Port Data	Normal 💌
Port#11	к	No	Port 11	None	Port Data	Normal 💌
Port#12	к	No	Port 12	None	Port Data	Normal 🗠
Port#13	к	No	Port 13	None	Port Data	Normal 🗠
Port#14	к	No	Port 14	None	Port Data	Normal 🗠
Port#15	к	No	Port 15	None	Port Data	Normal 🗠
Port#16	к	No	Port 16	None	Port Data	Normal 💌

Figure 4-1 Command Communications Port Data Command Communication Port Data

Under the Test Mode heading, select the type of test you wish from the pull-down menu for the port of interest. The choices and the meaning of each type of test are listed below. See Figure 4-3 for the expected results for each test.

Normal

In the normal mode, the selected comm channel functions normally. Each channel will be in this mode when the display is called up. Each channel is automatically restored to this mode when you exit from the display or the RTU is reset.

Mark

In the mark mode, the selected comm channel outputs a continuous stream of ones. Marks for the RS-232 channel are low (negative) voltage pulses, and low frequency (1,200Hz) for any attached 202 modem.

Space

In the space mode, the selected comm channel outputs a continuous stream of zeros. Spaces for the RS-232 channel are high (positive) voltage pulses, and high frequency (2,200Hz) for any attached 202 modem.

Alt

In the Alt mode, the selected comm channel outputs a continuous stream of alternating ones and zeros at the baud rate originally selected for the channel.


You may use a scope to see the outputs on the ports under test as shown in Figure 4-3. Notice that the test mode will terminate and return to Normal mode if you leave this screen with the pull-down menus in anything other than Normal, as shown in Figure 4-2.

Port Number	RTS	+5V	+5V Name Protocol Command Port Data				
Port #1	к	No	Series V to Master	Series V	Port Data	Normal 💌	
Port#2	к	No	Port 2	DNPM	Port Data	Normal 💌	
Port#3	к	No	Port 3	None	Port Data	Normal 💌	
Port#4	к	No	Port 4	None	Port Data	Normal 💌	
Port#5	К	No	Port 5	None	Port Data	Normal 💌	
Port#6	К	No	Port 6	None	Port Data	Normal 💌	
Port#7	К	Micros	oft Internet Explorer			Normal 💌	
Port#8	К	9	Leaving this nage will STOP all the l	tests rupping op th	e COM Channels	Normal 💌	
Port#9	К	$\langle \varphi \rangle$	Leaving this page will STOP all the tests running on the COM Channels. Click OK to continue.				
Port#10	К					Normal 💌	
Port#11	К		ОК	Cancel		Normal 💌	
Port#12	к	No	Port 12	None	Port Data	Normal 💌	
Port#13	к	No	Port 13	None	Port Data	Normal 🗠	
Port#14	К	No	Port 14	None	Port Data	Normal 🕑	
Port#15	к	No	Port 15	None	Port Data	Normal 💌	
Port#16	к	No	Port 16	None	Port Data	Normal 💌	

Figure 4-2 Clicking the Back Button While in Test

Document Version 0.0

Use a jumper between pins 2 & 3 as shown in Figure 4-3 to get the values shown in the Figure.



While doing the Port Test, the LEDs on the front panel will light according to the following table.

Test Mode Function	Front Panel LEDs
Normal	All LEDs OFF
Mark	RTS ON
Space	TX, RX, & RTS ON
Alt	Same as Space, but TX & RX dimmer


Tab	le	4-1	Port	Test	I FDs
IUD	IC.	-T - -		ICJU	

4.2 Troubleshooting

This section includes a brief guide to troubleshooting some of the more common problems that could occur in the LANDAC II. If you are troubleshooting to the component level, the use of the Theory of Operation chapter and the Drawings chapter will be helpful.

4.2.1 LED Display

The LEDs on the front panel are a prime troubleshooting aid. Below is a typical example of the LED activity.



There is a set of Comm lights for every serial port, including the Console and the PPP ports. The lights have the following meanings.

DCD/+5V

Dual meaning: DCD (Data Carrier Detect) in, or +5V out. Usage depends on configuration of serial port on the "Serial Communications" page of the GUI interface.

RX

Receive. This hardware driven LED indicates activity on the Receive pin (pin 2) of this port's RS232 connector.

RTS

Request To Send. This hardware driven LED indicates activity on the Request to Send pin (pin 7) of this port's RS232 connector.

CTS

Clear To Send. This hardware driven LED indicates activity on the Clear to Send pin (pin 8) of this port's RS232 connector.

ТΧ

Transmit. This hardware driven LED indicates activity on the TX pin (pin 3) of this port's RS232 connector.

The LEDs beneath the Comm lights show conditions for many other functions in the LANDAC II.

POWER

This hardware driven LED indicates whether or not the LANDAC II has power. Normally on.

RUN

This software driven LED indicates whether or not the LANDAC II CPU is running. Look for the signature "heartbeat"; that is, a fast blink. A "steady ON" light means the LANDAC II is in either Safe mode or Crash Recovery mode. No light means the CPU is not running. Normally blinking.

RESET

This hardware driven LED illuminates while the the unit's reset signal is asserted. Normally off.

SBM LOCAL

Local control. This software driven LED indicates the position of the SBM Local/Remote switch. In Local, Field Power is removed from the devices connected to the interposing relay on the SBO control bus. Normally off.

TIME SOURCE FAILED

This software driven LED indicates that one or more of the configured time sources are in a failed state. Normally off.

IED FAILED

This software driven LED indicates that one or more of the configured IEDs is in a failed communications state. Normally off.

ALARM 1

This hardware driven LED indicates that the Alarm 1 relay has been energized. Normally off.

ALARM 2

This hardware driven LED indicates that the Alarm 2 relay has been energized. Normally off.

USER LOGGED IN

This software driven LED indicates that one or more user sessions is currently active. Normally off.

CONFIG CHANGED

This software driven LED indicates that a configuration XML file has been sent to the LANDAC II and the LANDAC II has not yet been reset making the new XML file active. Normally off.

RLL RUNNING

This software driven LED indicates that an ISaGRAF RLL program has been downloaded into the RTU and is currently active. Caution should be taken in that control operations may occur without notice depending on the functions built into the RLL program. Normally off.

ETHERNET LINK

This software driven LED indicates that the Ethernet circuit located on the CPU card has detected a valid link to another Ethernet device. This LED is always illuminated with the Switched Ethernet PC/104 card installed.

SBO CONTROLS SWITCH

SBO controls are disabled or enabled. LED is illuminated when disabled.

IED CONTROLS SWITCH

IED controls are disabled or enabled. LED is illuminated when disabled.

Note: See Appendix A for Special Logic for Combinations of Remote / Local Switch Positions.

4.2.2 Data Display

You can use the Data Display Menu to monitor the operation of input and output devices. The Data Display can be compared to the LEDs as a means of status verification.

4.3 LANDAC II Reference Points

The References Configuration screen allows you to enter names or keep the default names for the 16 LANDAC II reference points. Since the LANDAC II has two Analog to Digital Converters, there are 8 references for each A/D Converter. The following table lists these reference points.

Reference	Reference Name #1	Reference Name #2	Туре	EGU Min	EGU Max	EGU
Ground	ADC #1 AGND	ADC # 2 AGND	Bipolar	-5	+5	VDC
Full Scale	ADC #1 Full	ADC #2 Full	Bipolar	-5	+5	VDC
	Scale	Scale				
Positive	ADC #1 +90%	ADC #2 +90%	Bipolar	-5	+5	VDC
	Reference	Reference				
Negative	ADC #1 -90%	ADC #2 -90%	Bipolar	-5	+5	VDC
	Reference	Reference				
Temperature	ADC #1	ADC #2	Bipolar	-5	+5	VDC
	Temperature	Temperature				
Ground	ADC #1 AGND	ADC # 2 AGND	Bipolar	-5	+5	VDC
Ground	ADC #1 AGND	ADC # 2 AGND	Bipolar	-5	+5	VDC
AUX Input	ADC #1 AUX	ADC #2 AUX	Bipolar	-5	+5	VDC
	Input	Input	-			

Table 4-2 LANDAC II Reference Points	Table 4-2	LANDAC II	Reference	Points
--------------------------------------	-----------	-----------	-----------	---------------

4.4 Internal Status Points

The firmware automatically generates internal status points that are useful for monitoring important functions within the RTU. The Internal Status Points appear as source points for mapping, as shown in the example below.

Note: Internal status points are visible only when mapped to a master or any other function that is capable of mapping points. The example below happens to be a slave protocol.

PointDevice NamePoint NameInvert >Source Points0Internal StatusPRM TIME SRC FAILO Yes O NoInternal StatusInternal StatusSEC TIME SRC FAILO Yes O No2Internal StatusRUNO Yes O NoO Yes O NoSearchSearch3Internal StatusTIME SRC FAILO Yes O NoYes O NoSelect All points4Internal StatusIED FAILO Yes O NoPRM TIME SRC FAIL5Internal StatusSBO CONTROLSO Yes O NoRUN6Internal StatusLOGGED INO Yes O NoRUN7Internal StatusCONFIG CHGO Yes O NoSBO CONTROLS8Internal StatusRLL RUNO Yes O NoCONFIG CHG9Internal StatusIED CONTROLSO Yes O NoCONFIG CHG10Internal StatusIED CONTROLSO Yes O NoETHERNET LINK11Internal StatusSBM LOCALO Yes O NoIED CONTROLS	DNPR Binary Input Point Mapping Port Name : Port 9 DNPR Port Name : Port 9 DNPR						
1 Internal Status SEC TIME SRC FAIL O Yes INO 2 Internal Status RUN O Yes INO Secrim 3 Internal Status TIME SRC FAIL O Yes INO Secrim 4 Internal Status IED FAIL O Yes INO PRM TIME SRC FAIL 5 Internal Status IED FAIL O Yes INO NO 6 Internal Status SBO CONTROLS O Yes INO NO 7 Internal Status LOGGED IN O Yes INO NO 8 Internal Status RLL RUN O Yes INO SBO CONTROLS 9 Internal Status ETHERNET LINK O Yes INO CONFIG CHG 10 Internal Status IED CONTROLS O Yes INO ETHERNET LINK 11 Internal Status SBM LOCAL O Yes INO ETHERNET LINK	Point	Device Name	Point Name	Invert 🔊	Source Points		
2 Internal Status RUN O Yes I No 3 Internal Status TIME SRC FAIL O Yes I No 4 Internal Status IED FAIL O Yes I No 5 Internal Status SBO CONTROLS O Yes I No 6 Internal Status LOGGED IN O Yes I No 7 Internal Status CONFIG CHG O Yes I No 8 Internal Status RLL RUN O Yes I No 9 Internal Status IED CONTROLS O Yes I No 10 Internal Status IED CONTROLS O Yes I No 11 Internal Status SBM LOCAL O Yes I No	0	Internal Status	PRM TIME SRC FAIL	🔾 Yes 💿 No	Internal Status		
2 Internal Status RUN O Yes No 3 Internal Status TIME SRC FAIL O Yes No 4 Internal Status IED FAIL O Yes No 5 Internal Status SBO CONTROLS O Yes No 6 Internal Status LOGGED IN O Yes No 7 Internal Status CONFIG CHG O Yes No 8 Internal Status RLL RUN O Yes No 9 Internal Status IED CONTROLS O Yes No 10 Internal Status IED CONTROLS O Yes No 11 Internal Status SBM LOCAL O Yes No	1	Internal Status	SEC TIME SRC FAIL	OYes ⊙No	Search		
3 Internal Status TIME SRC FAIL O Yes No 4 Internal Status IED FAIL O Yes No 5 Internal Status SBO CONTROLS O Yes No 6 Internal Status LOGGED IN O Yes No 7 Internal Status CONFIG CHG O Yes No 8 Internal Status RLL RUN O Yes No SBO CONTROLS 9 Internal Status ETHERNET LINK O Yes No CONFIG CHG 10 Internal Status IED CONTROLS O Yes No CONFIG CHG 11 Internal Status SBM LOCAL O Yes No IED CONTROLS	2	Internal Status	RUN	OYes ⊙No			
4 Internal Status IED FAIL O Yes No 5 Internal Status SBO CONTROLS O Yes No 6 Internal Status LOGGED IN O Yes No 7 Internal Status CONFIG CHG O Yes No 8 Internal Status ETHERNET LINK O Yes No 9 Internal Status IED CONTROLS O Yes No 10 Internal Status IED CONTROLS O Yes No 11 Internal Status SBM LOCAL O Yes No	3	Internal Status	TIME SRC FAIL				
5 Internal Status SBO CONTROLS O Yes No 6 Internal Status LOGGED IN O Yes No 7 Internal Status CONFIG CHG O Yes No 8 Internal Status RLL RUN O Yes No 9 Internal Status ETHERNET LINK O Yes No 10 Internal Status IED CONTROLS O Yes No 11 Internal Status SBM LOCAL O Yes No	4						
6 Internal Status LOGGED IN O Yes No 7 Internal Status CONFIG CHG O Yes No 8 Internal Status RLL RUN O Yes No 9 Internal Status ETHERNET LINK O Yes No 10 Internal Status IED CONTROLS O Yes No 11 Internal Status SBM LOCAL O Yes No	5				RUN		
7 Internal Status CONFIG CHG O Yes No 8 Internal Status RLL RUN O Yes No 9 Internal Status ETHERNET LINK O Yes No 10 Internal Status IED CONTROLS O Yes No 11 Internal Status SBM LOCAL O Yes No	6						
8 Internal Status RLL RUN O Yes No 9 Internal Status ETHERNET LINK O Yes No 10 Internal Status IED CONTROLS O Yes No 11 Internal Status SBM LOCAL O Yes No	7						
9 Internal Status ETHERNET LINK O Yes No CONFIG CHG 10 Internal Status IED CONTROLS O Yes No ETHERNET LINK 11 Internal Status SBM LOCAL O Yes No IED CONTROLS	8		7				
10 Internal Status IED CONTROLS O Yes No ETHERNET LINK 11 Internal Status SBM LOCAL O Yes No IED CONTROLS	9						
11 Internal Status SBM LOCAL OYes ONO IED CONTROLS	10						
	11						
SBM LOCAL		Internal Status	JSBM LOCAL	O Yes O No	SBM LOCAL		

Figure 4-5 Mapping Internal Status Points

PRM TIME SRC FAIL

Indicates the health of the Primary Time Source. Close means the primary time source has failed. Open means the primary time source is operational.

SEC TIME SRC FAIL

Indicates the health of the Secondary Time Source. Close means the secondary time source has failed. Open means the secondary time source is operational.

RUN

Indicates whether or not the CPU is running. In Display mode, look for the signature "heartbeat"; that is, a one-second change of status similar to the blink-rate of the Power/Run LED on the CPU card (although they won't necessarily be in sync). Normally blinking.

TIME SRC FAIL

Indicates the health of either Time Source. If two time sources are configured (primary and secondary), Close means one of the time sources has failed. Open means both sources are operational.

IED FAIL

Indicates the status of the IED. Closed means an IED (or communications with it) has failed. Open means the IED is operational. Normally Open.

SBO CONTROLS

Indicates whether SBO controls are disabled or enabled. Closed means that SBO controls are disabled. Open means that SBO controls are enabled.

LOGGED IN

Indicates whether or not someone is logged into the device. Closed means that one or more persons are logged in. Open means that no one is logged in.

CONFIG CHG

Indicates whether or not the configuration has been changed since the last reset. Closed means there has been a configuration change since the last reset. Open means there has been no configuration change since the last reset. Normally Open.

RLL RUN

Indicates whether or not an RLL program is running. Closed means there is an RLL (ISaGRAF) program running in the RTU. Open means there is no RLL program running.

ETHERNET LINK

Indicates whether or not there is a valid Ethernet link circuit connected to the Ethernet connector. Closed means there is a valid Ethernet connection to the RTU. Open means there is not.

IED CONTROLS

Indicates whether IED controls are disabled or enabled. Closed means that IED controls are disabled. Open means that IED controls are enabled.

SBM LOCAL

Indicates the position of the SBM Local/Remote switch. In Local, Field Power is removed from the devices connected to the interposing relay on the SBO control bus. Closed means that the Switch is in Local. Open means that it is in Remote.

4.4.1 Data Display

You can use the Data Display Menu to monitor the state of the Internal Status points once they are mapped to a master or some other function that is capable of mapping points. Data Display can then be used as a means of status verification.

Theory of Operation

This section provides detailed technical design information on the LANDAC II and its various internal and external modules, including design of the firmware and hardware. Use this chapter if you want to troubleshoot and repair to component-level on the modules. This section is based on the simplified block diagrams included with the text.

Use the schematic drawings and printed circuit assembly drawings in the Drawings chapter of this manual for a more detailed study.

5.1 Basic Architecture

The LANDAC II uses several internal board assemblies that are connected together via hardware and software to produce the required point count. The base I/O complement resides on the C3800 baseboard. This board is responsible for SBO control points 129 – 192 available at J9, Status input points 257 - 480 on J6, two alarm outputs available at TB2, and the 16 RS-232 communications ports 1 – 16. The C3800 board also receives / generates the IRIG-B signal.

Additional I/O points are handled by the internal C3810 board which is responsible for SBO points 1 – 128 available at J7 and J8, Status Points 1– 256 available at J5, and all 320 Analog Inputs available on connectors J1 – J4.

Ethernet communications (LAN) is handled by the LX800 CPU with additional port connections supplied by a C3463 Ethernet Hub board. There is one LAN connection on the front of the unit at J22, and three additional port connections on the rear labeled LAN SWITCH Port A, B, & C. A single WAN interface port on the rear of the enclosure is handled by a second independent Ethernet port on the LX800 CPU.

All internal boards connect together via the PC104 interface. This makes it easy to upgrade your device as application needs change. The I/O complement is fixed. However, its 16+ communication ports, coupled with a large suite of IED protocols, allow concentration of many types of data from down-stream devices.

5.1.1 PC/104 Architecture

The open architecture of the PC/104 bus interface provides for expanded functions. You may add a PC/104-based GPS receiver.

The PC/104 architecture is a compact version of the IEEE P996 (PC and PC/AT) bus, optimized for the unique requirements of embedded systems applications. The PC/104 bus derives its name from the 104 signal contacts on the two bus connectors (64 pins on P1, plus 40 pins on P2). The main differences from the IEEE P996 are:

- 1. Reduced form-factor (3.550 x 3.775 inches)
- 2. Self-stacking, eliminating need for backplanes or card cages

3. Minimized component count and power consumption (typically 1-2 watts per module) and reduced bus drive requirement (typically 4 mA)

5.2 LANDAC II Microprocessor Overview

Please refer to the CPU Manual

5.3 Hardware Design

The LANDAC II was designed to retrofit the original LANDAC RTU card cage, and cable connect to the existing I/O already wired in the field. The unit design is based on the Sage S3030 Magnum, but with augmented I/O capabilities required for a multi FIM LANDAC retrofit. The LANDAC II enclosure height is increased an additional two inches to incorporate the additional C3810 circuit board, and additional I/O ribbon cable connections. This board along with the S3030 Magnum I/O count gives the LANDAC II the largest single unit point count of any Sage RTU.

The LANDAC II hardware design for control and status inputs are identical to other Sage RTU's and will directly connect to any and all existing termination boards of LANDAC vintage and later. The analog sub-section, however, is specific to the LANDAC, and will only connect to the C3130 analog input XT. The internal architecture of the ADC circuitry is also unique for this RTU over other Sage designs in that it incorporates 2 independent Analog Converter IC's to accomplish reading all 320 analog inputs with proper filtering and 60HZ rejection within 1 second.

5.3.1 Power Input

The power requirements of the LANDAC II depend on the variance. The two choices are: 85-350VDC and 85-264VAC universal supply, or 20-60VDC. An internal power supply accepts the input voltage, and transforms it into +5V, +/-15V for internal use.

5.3.2 LEDs

See Section 4.2.1 LED Display

5.3.3 PC/104 Bus Interface/Connector

The bus interface connector is compatible with the PC/104 Consortium specification.

Contact the Consortium at:

PC/104 Consortium 849 Independence Ave., Suite B Mountain View, CA 94043 Phone: 650.903.8304 Fax: 650.967.0995 Email: info@pc104.org

The PC/104 standard is available on the web in downloadable PDF format at:

URL: http://www.pc104.org

5.3.4 Communication Ports

The LANDAC II has sixteen (16) RS232 communications ports complete with LEDs for positive visual indication of data activity, and two other RS232 ports for Console and PPP. Baud rates are individually selected by port for rates between 300 baud and the maximum baud rate allowed by the protocol. The Console port is dedicated at 9600 baud.

This section will discuss the operation of one RS-232 port which is identical for the remaining 15 ports. Refer to Schematic diagram C3800-002-REV-C, pages 3 – 6 in Appendix D.

The main component is the 85230 communications processor, (U1). This device handles the data to and from the CPU, generates the baud rate for the port, and is capable of handling synchronous and asynchronous communications simultaneously for two individual comm. Ports. Data communications is level shifted from TTL to RS-232 levels and back by U2, an LT1141 RS-232 to TTL converter. Signals on the left side are TTL level, while signals on the right are RS-232. A voltage for Port power is generated by enabling DTR via the Communications configuration screen. This signal will turn on the Gate of Q1 causing current flow from Drain to Source. This puts power through L1 and CR5 to the PORT PWR Pin 1. Connection to a field RS-232 communications device terminates at J2.

The internal signals are defined as follows:

Pin 1	PORT1PWR	External power for field comm. equipment, 5V@30ma. Max.
Pin 2	RX#	Receive Input from field comm. equipment, RS-232 levels.
Pin 3	TX#	Transmit Output to field comm. equipment,RS-232 levels.
Pin 4	IRIG-B	Demodulated IRIG-B signal for field comm. Equipment.
Pin 5	DGND	Signal Ground.
Pin 6	IRIG_GND	Return Ground for IRIG-B signal.
Pin 7	RTS	Request to Send signal from Telvent Device
Pin 8	CTS	Clear To Send response from field comm. Equipment.
Pin 9	NC	No connection

All RS232 communication ports share a common interrupt and receive a 14.7458 MHz clock. The internal clock gives them the ability to receive and transmit data at up to 115.2 K.

The Console and PPP Ports are handled by the LX-800 CPU internally. The C3800 only acts as an interface connection between the field and the CPU, as illustrated on Sheet 8 of the schematic diagram, C3800-002-REV-C.

Additionally, the LANDAC II has five 10/100MBit Ethernet ports derived from two independent Ethernet ports on the LX-800 CPU. The first Ethernet port of the LX-800 CPU connects to a C3863 Ethernet Hub to supply three additional LAN ports. The second Ethernet port on the LX-800 CPU is determined as the WAN port.

5.4 Select Before Operate

As stated above, the first 128 SBO points are generated on the C3810 board, and the remaining 64 are generated on the C3800 baseboard. Both interfaces are similar as described here, with the exception that the C3810 has additional line decoding to allow for an extra Source Driver to be added, increasing the total number of control points from 64 to 128. The following will describe the SBO operation for the C3800 baseboard. The C3800-002-REV-C Schematic diagram will be used for the following explanation.

The SBOs are controlled by an Erasable Programmable Logic Device (EPLD U55). This chip reads the information from the Data bus and performs a parallel to serial shift on the data. This data is then shifted out to two 8 bit Sink Drivers (U51,U54) to load all 16 CSEL outputs. The EPLD (U55) then decodes the address for the EXECUTE line by enabling U56 with 1 of 8 possible outputs to be driven by the 8 bit source driver (U57). Read back for the correct operation is handled through the resistor dividers back to U55.

All drivers have feedback resistor networks which allow the LANDAC II to monitor correct relay driver selection before execution is enabled. The sink drivers control the CSEL0 - CSEL15 lines. The source drivers control CEXEC0 – CEXEC7.

The relay driver matrix (16 X 8) can handle a maximum of 64 SBO points. Each SBO consists of a TRIP and a CLOSE relay. SBOs are limited to one at a time by hardware and firmware.





Figure 5-1 SBO Block Diagram

Another view of SBO addressing is shown in Figure 5-2.

Figure 5-2 SBO Matrix



5.5 Digital Input Expansion


The digital input subsystem accepts contact closure inputs as field status or low speed accumulator inputs. All inputs are optically isolated, and de-bounce by the firmware. Input processing is determined by the input assignment as status or accumulator, and is also firmware controlled. This allows the same hardware to be used for both types of inputs. Figure 5-3 is a simplified schematic of a typical digital input on an XT.

Data is allowed to settle before data onto the bus is read. A new status bank is selected by reading the I/O address of the requested status bank, ignoring the data, reading the same I/O address again, then processing the data.

The LANDAC II can address a total of 480 status inputs. The C3810 board addresses the first 256 status inputs, and the remaining 224 inputs from the C3800 baseboard. Since all status inputs are memory mapped, the circuitry on the C3800 and the C3810 are identical. Referring to the C3810, and C3132 schematics, a description of the first 32 points will be detailed.

EPLD (U16) the DI-AI EPLD is responsible for decoding SBSEL1 -7, LS-A0, LS-A1 and FIM1_DI#. The SBSEL signals and the LS-A0, A1 signals are buffered for the field by U7 and U8. The Status Data is read back through U6, controlled by the chip enable FIM1_DI#. Status Points 1 - 32 are enabled when a high is placed on SBSEL1 which in turn enables U33 of the first status XT. With LS-A0 and LSA1 both low, U33 output EN0 is active low causing U34 to enable its output and present Status Points 1 through 8 onto the Buffered Status Data bus. This bus is the input of U6, and when enabled, the data bits are placed on the processor data bus to be read. Once read, LS-A0 will go high causing U33 to enable EN1. This signal will tri-state U34, and enable U36, this time placing inputs 9 - 16 onto the Buffered Status Data Bus to again be read by the Processor during the next read cycle. This process repeats for EN2, reading Points 17 - 24 and EN3, reading points 25 - 32. Then the process starts again with BSEL2 for the next group of 32 inputs, and so on until BSEL8 is read.

Figure 5-3 shows the field side of the Status Input XT. The odd numbered terminals are the wetting voltages for the input points, the even numbered terminals are the actual input. A typical Status input is filtered by a .01UF 1000VDC Capacitor. This capacitor also serves as the main component for common mode transients from the field. The Status input voltage is then current limited by a 1Watt resistor. The size of this resistor is determined by the variance of the board, and typically ranges between 2K and 20K. A Zener diode CR1 clamps the input to be no more than 8.2V. DS1 provides visual indication of a closed status point, and the status input is optically coupled into the RTU logic by U1 an H11L1 Optocoupler. The normal state of the Optocoupler output is pulled to +5V with no status input voltage present, and driven low when voltage is present at the optocoupler input



5.5.1 Firmware Debounce Algorithm

The Digital Inputs are processed through a digital filter to prevent erroneous Changes Of State (COS) being reported because of contact bounce. The inputs are sampled each 5 msec. Any input that does not match the state of the previous scan is time stamped and stored as a possible COS. A 20 msec counter is started for the suspect input. When the 20 msec expires, the point is again sampled. If it has remained steady it is considered to be a valid COS. The COS flag is set and the status buffer is set to the new point condition. A hardware RC network on each digital input provides additional filtering.

5.6 Analog Input Expansion

The LANDAC II is capable of reading 320 analog inputs from four groups of 5 termination panels each providing terminations and signal conditioning for 16 channels. The XT provides the current to voltage conversion, converts the differential input to a single ended signal, and attenuates the input by a factor of 0.4. The XT includes a simple low pass RC filter for noise rejection and provides approximately 60dB of common mode rejection. It includes a 16 channel multiplexer such that its output to the LANDAC II is one single –ended analog signal. The LANDAC II receives the signal from the selected XT, adds appropriate gain to satisfy the +/-3VPP input of the A/D converter, and once converted, the 12bit data is ready for reading by the processor.

Since all inputs are required to be updated each second, the LANDAC II utilizes 2 independent ADC converters that convert two points at the same time, and is read by the processor with successive reads. Below is a breakdown of the AI XT ports, their associated points, and which ADC circuit converts them.

AIXT	Analog Board Select	Points	ADC
J1	ADBSEL0 -7	1 -80	#1 (U14)
J2	ADBSEL0-7	81-160	#2 (U15)
J3	ADBSEL8-15	161- 240	#1 (U14)
J4	ADBSEL8-15	241 – 320	#2 (U15)

As an example, analog points 1 and 81 are both selected at the same time, converted by a different A/D converter, and then read separately by the processor. This ensures that all analog points will be converted every second at a rate of one point every millisecond.

Refer to C3810 schematics, pages 3 and 2 for the following circuit description. On the rising edge of the 1msec clock, the LX-800 processor writes a data pattern to the address location for the C3810 analog subsystem. The DI-AI EPLD(U16) decodes this data to drive four channel selects (A-A0 – A3), and 16 board selects ADBSEL0-15. These signals are presented to U25 – U32, 8 channel bus transceivers to drive the four AIXT ports, J1 – J4. The selected analog signal(s) are read back on Pin 6 of J1 – J4, and make up four inputs of the quad multiplexer U20. This multiplexer switches in either ports 1 & 2, ports 3 & 4, or a common set of board references. The OUTA side of U20 feeds A/D1_input, and the OUTB side of U20 feeds the A/D2_input. Instrumentation Amplifiers, U18, and U19 increase the signal gain to the full span of the A/D converter. Signal conversion takes place 4 us after the 1msec clock transitions from high to low. Conversion takes less than 10us before valid data is presented to D0-D11 pins of the converters. Bus transceivers U10 – U13 presents the valid data to the data bus when read by the processor in successive reads before the next rising edge of the 1msec clock

APPENDIX A C3810 Design Document

LANDAC II C3800/C3810 Design Document 29-Mar-2010 Version 0.8 This document describes the I/O structure of the Commonwealth Edison LANDAC II Upgrade Chassis. The document consists of the following sections:

C3800 Base Board C3810 I/O Expansion Board External Connections External Switches Environmental Specification Switches Mounted on the Chassis Board ID Register Status Inputs SBO controls Analog Inputs Special Logic for Combinations of Remote/Local Switch Positions

Each section contains I/O addressing and description of how the C3800 baseboard and C3810 I/O Expansion are used to meet the requirements of Commonwealth Edison.

The firmware provided will be the standard firmware offered with the SAGE product line with the addition of the Special Logic for Combinations of Switch Positions documented below and a CONITEL 2020 protocol master implementation.

C3800 Base Board

The existing Telvent C3800 Base Board will be used for serial I/O, part of the Status and part of the SBO control points. The features of this board are in the SAGE 3030 documentation.

C3810 I/O Expansion Board

The C3810 I/O Expansion Board will be designed and built for this project. The board has the following I/O complement:

256 Status Inputs read every 5 milliseconds320 Analog Inputs read once per second128 SBO controls3 status inputs for monitoring position of 3 switches

The circuits used on this board will be copies of proven designs, reducing hardware risk in building the board and software time in that interfacing to the circuits has been completed for diagnostics and for application firmware.

The circuit for the status is copied from the C3800 baseboard with an additional board select added to allow for a total of 256 points on one status XT connector.

The circuit for the analog is copied from the C3830 PC/104 DC analog input board. Two sets of the C3830 board components are on the C3810 to allow for 320 points to be read from 4 XT connectors. The design is modified to accommodate addressing the C3130 DC analog XTs installed in the existing LANDAC RTUs.

The circuit for the SBO controls is copied from the C3400 baseboard for 128 points on two XT connectors of 64 points each.

External Connections

Analog Input – four 20 pin ribbon cable connectors – 80 points per connector Status Input – two 20 pin ribbon cable connectors – 256 points 1st connector, 224 on 2nd SBO Control – three 26 pin ribbon cable connectors – 64 points per connector

6 position removable Phoenix block

Position

- 1) Hot (+) (Existing wire Z28 on current LANDAC Power Converter)
- 2) Neutral (-) (Existing wire D26 on current LANDAC Power Converter)
- 3) Earth Ground (Existing wire Z8 on current LANDAC Power Converter)
- 4) No Connect
- 5) S01 Point 1 (Existing wire D22 on current LANDAC Power Converter)
- 6) S01 Point 1 (Existing wire Z24 on current LANDAC Power Converter)

External Switches

Existing SBM Switch mounted on front door

Environmental Specification

Operating Temperature: -40 to +85 DEGC.

Power Requirements: +125VDC or +48VDC

Internal power supplies: +5VDC, +12VDC, -12VDC, +15VDC, -15VDC, and +24VDC.

Switches Mounted on the Chassis

SBO Control Enable/Disable IED Control Enable/Disable

Board ID Register

The board ID register will be at address 0x1C7 and be the ID value 0x18. At power up, the RTU firmware will read the address and verify that the I/O board drives the bus with the ID value. In addition, before performing an SBO control on the I/O expander card, the board ID register will be read and verified against the expected ID value before the output will be attempted.

The state of the SBO Control switch will be reported as Bit 0 of the C3800 board ID register. The state of the IED Control switch will be reported as Bit 0 of the C3810 board ID register.

The SBO control flag CSEL shifting will be reported as Bit 1 of the C3810 board ID. The state of the SBM Switch will be reported as Bit 2 of the C3810 board ID register.

Status Inputs

Requirements

480 status points spread across two buses, 256 on the first connector and 224 on the second connector.

This is met by using the status input circuits on the C3830 I/O board and the C3800 baseboard. The 256 status points on the C3810 I/O Expansion board are connected to connector J5 and the 224 points on the C3800 baseboard are connected to connector J6 on the rear of the chassis. The number of points entered into the configuration will be the total number of points for both buses. If the first bus is not fully populated and points are configured on the second bus, the first bus must contain 256 points and the point count must be increased accordingly.

Each C3800 baseboard I/O address read is 8 points, one bank from the status XT.

Each C3810 board I/O address read is 8 points, one bank from the status XT.

The I/O addresses are as follows:

C3800 Baseboard – 0x124 through 0x13F C3810 I/O Expansion Board – 0x1A0 through 0x1BF

To latch the status bus data, the address is read and the result discarded. The address is read again and the data retained. The address is read a third time and this value is XORed with the previous read to use as the state of each point in the status bank. This data is read every 5 milliseconds and then run through the standard debounce algorithm in the RTU firmware. The range of addresses from 0x1A0 to 0x1BF will read the status bus on the C3810 expansion card (J5 connector on back of chassis). The range of 0x124 to 0x13F will read the status bus on the C3800 baseboard (J6 connector on back of chassis).

Firmware Configuration

The RTU GUI will have configuration for the total number of points connected to both connectors on the rear of the chassis. The range for the number of points ranges from 0 to 480. The point configuration parameters will be the same as for a C3800 baseboard point.

Testing the C3810 Status buses

The C3800 baseboard should have already been tested.

A C32XX I/O test fixture will be used to test the C3810 status bus.

Two C32XX I/O test fixtures will be used to do the Unit test.

SBO Controls

Requirements

192 SBO controls spread across three SBO buses.

This is met by using the 64 point SBO bus on the C3800 baseboard and adding two buses of 64 points to the C3810 I/O Expansion board. The number of points entered into the configuration will be the total number of points for all three buses. If a bus is not fully populated and points are configured on the next bus, the bus missing points must still contain 64 points and the point count must be increased accordingly.

The circuit for the 1st and 2nd SBO control bus on the C3810 will be identical to the design on the C3400 baseboard.

The address range for the C3810 SBO controls will be from 0x1C0 to 0x1C7.

The first connector (J7 on the rear of the chassis) services points 1 through 64 and is connected to the C3810 I/O Expansion Board. The second connector (J8 on the rear of the chassis) services points 65 through 128 and is connected to the C3810 I/O Expansion Board. The third connector (J9 on the rear of the chassis) services points 129 through 192 and is connected to the C3800 Baseboard.

Firmware Configuration

The RTU GUI will have configuration for the total number of points connected to the three connectors on the rear of the chassis. The range for the number of points ranges from 0 to 192. The point configuration parameters will be the same as for a C3800 baseboard point.

Testing the C3810 SBO Control buses

The C3800 baseboard should have already been tested.

Two C32XX I/O test fixture will be used to test the C3810 expansion buses.

Three C32XX I/O test fixtures will be used to do the Unit test.

Analog Inputs

Requirements

320 analogs spread across four analog buses

This is met by using the first 5 selects of the analog input bus (16 points per select, total of 80 points) on each of the four C3810 analog input bus connectors. The number of points entered into the configuration will be the total number of points for all four buses. If a bus is not fully populated and points are configured on the next bus, the bus missing points must still contain 80 points and the point count must be increased accordingly.

The circuit for the analog inputs on the C3810 will be copied from the design of the C3830 PC/104 DC Analog Input board. Like the C3830, all I/O will be 16 bit. This circuit will be doubled, with there being two Analog to Digital converters. There will be one set of select drivers which will pick the same channel to be converted on each bus at the same instant. There will be one set of references, for the analog to digital converters. Reference points will be available for mapping into protocols from each ADC. There is one output address (0x192) to select the channel, which will drive both connectors 1 & 3 or connectors 2 & 4 to the same channel for the reference or for the hardware input. Two different addresses will be used to read the data, 0x190 for the first ADC and 0x192 for the second ADC.

Two samples will be read for each point, 10ms apart for 50Hz filtering and 25ms apart for 60Hz filtering.

The first connector (J1 on the rear of the chassis) services points 1 through 80, the second connector (J2 on the rear of the chassis) services points 81 through 160, the third connector (J3 on the rear of the chassis) points 161 through 240, and the fourth connector (J4 on the rear of the chassis) points 241 through 320.

Firmware Configuration

The RTU GUI will have configuration for the total number of points connected to the four connectors on the rear of the chassis. The range for the number of points ranges from 0 to 320. The point configuration parameters will be the same as for a C3820 PC/104 DC Analog Input board point.

Two sets of references will be included in the points list. These references are the AGND, +5VDC, +4.5VDC, - 4.5VDC, and the temperature point.

Testing the C3810 Analog buses

One C32XX I/O test fixture will be used to test the C3810 expansion buses.

Three C32XX I/O test fixtures will be used to do the Unit test.

Special Logic for Combinations of Remote/Local Switch Positions

The RTU shall inhibit controls in the following manner based on the state of the SBM Switch, SBO Controls Enable/Disable, and the IED Controls Enable/Disable.

The SBM switch state is shown in the "SBM LOCAL" LED on the front panel. When the SBM switch is in the local position, the LED will be on. When the SBM switch is in the remote position, the LED will be off.

When the SBO Controls Enable Switch is in the Enable position, the LED will be off. When the switch is in the Disable position, the LED will be on.

When the IED Controls Enable Switch is in the Enable position, the LED will be off. When the switch is in the Disable position, the LED will be on.

In the following table, the SBM switch is in the Off position, removing power from the device.

SBM OFF

SBO Control	IED Control	Result
N/A	N/A	Powered Off

In the following table, the SBM switch is in the Remote position providing Field Power to the devices connected to the interposing relay on the SBO control bus.

SBM Remote

SBO Control	IED Control	Result
Enable	Enable	All SBO relays, field powered devices and IED
		controls operate
Disable	Enable	SBO relays & field powered devices do not operate,
		IED controls operate
Enable	Disable	SBO relays & field powered devices operate, IED
		controls do not
Disable	Disable	SBO relays, field powered devices & IED controls do
		not operate

In the following table, the SBM switch is in the Local position removing Field Power from the devices connected to the interposing relay on the SBO control bus.

SBM Local

SBO Control	IED Control	Result		
Enable	Enable	SBO relays operate, field powered devices do not		
		operate, IED controls operate		
Disable	Enable	SBO relays & field powered devices do not operate,		
		IED controls operate		
Enable	Disable	SBO relays operate, field powered devices & IED		
		controls do not operate		
Disable	Disable	SBO relays, field powered devices & IED controls do		
		not operate		

End of Document

APPENDIX B

A/D AC	Analog to Digital Alternating Current
ACI	AC Input
ADC	Analog to Digital Converter
Al	Analog Input, also AIN
ANSI	American National Standards Institute
AO	Analog Output, also AOUT
ASCI	Asynchronous Serial Communications Interface
ASCII	American Standard Code for Information Interchange
ASIC	Application Specific Integrated Circuit
AWG	American Wire Gauge
baud	Modem speed in Bits Per Second
bps	Bits Per Second
bridge	A network device capable of connecting networks that use similar protocols
С	Celsius or the programming language C
CEB	Communication Expansion Board
check-back	Hardware/Software method of control output protection
CCITT	Comité Consultatif Internationale de Télégraphique et
	Téléphonique
CMOS	Complementary Metal Oxide Semiconductor
COMM	Communication, also COM
COS	Change of State
CPU	Central Processing Unit
CRC	Cyclic Redundancy Check; a method for error checking that
	detects randomly occurring single and multiple bit errors and
	is widely accepted for the detection of "burst" errors
	encountered in communication networks.
CTS	Clear To Send
DAC	Digital to Analog Converter
dBm	Decibels relative to 1mW
DC	Direct Current
debounce	Filtering of contact closure noise
DHCP	Dynamic Host Configuration Protocol – often used to refer to
	the network server that performs this function
DI	Digital Input
DFT	Discreet Fourier Transform
DMA	Direct Memory Access
DMM	Digital Multimeter
DNS	Domain Naming Service – often used to refer to the network
	server that performs this function
DO	Digital Output

DSP DTR DVM	Digital Signal Processor Data Terminal Ready Digital Volt Meter
DVM EIA	Digital Volt Meter Electronic Industries Association
EEPROM	Electrically Erasable Programmable Read Only Memory
EPLD	Electrically Programmable Logic Device
EPROM	Erasable Programmable Read Only Memory
Ethernet	A broadcast networking technology that can use several
	different physical media, including twisted pair cable and
	coaxial cable. TCP/IP is commonly used with Ethernet
	networks.
FB	Function Block – an element is the Function Block Diagram
	graphical language
FBD	Function Block Diagram graphical language – one of the
	IEC 61131-3 programming languages
FC	Flow Chart graphical language – one of the IEC 61131-3
	programming languages
FF	Flip-Flop
FIFO	First In First Out
FIP	Fieldbus implementation based on French standard
firmware	Program held in ROM or Flash memory
Flash Memory	A type of non-volatile storage device similar to EEPROM
FMR	Feeder Management Remote
FMS	Feeder Management System
form A	Relay contact, single throw, normally open
form C	Relay contact, double throw
FRF	Full Range Factor; a method used for analog scaling;
	FRF = Data Value – Data Min Data Max – Data Min
FS	Full Scale
FTP	File Transfer Protocol – A TCP/IP application used for
	transferring files from one system to another
GPS	Global Positioning System
GUI	Graphical User Interface
Н	Hexadecimal (base 16), as in XXXXh
HEX	Hexadecimal (base 16), as in XXXXh
HDLC	High-level Data Link Control
HSPCI	High Speed Pulse Counter Input
Hz	Hertz, frequency in cycles per second
I/O	Input/Output
ID	Identification
IEC	International Electro-technical Commission
IED	Intelligent Electronic Device
IEEE	Institute of Electrical and Electronic Engineers
IL	Instruction List language – one of the IEC 61131-3
	programming languages
ISA	Instrument Society of America
ISO	International Standards Organization
ISP	Integrated Software Project – Fieldbus implementation using
-	existing IEC standards
ITU	Intelligent Terminal Unit
JEDEC	Joint Electronic Device Engineering Council

k	Kilo - kB is kilobytes, kV is kilovolts, etc.
KHz	Kilo Hertz
LAN	Local Area Network
LCD	Liquid Crystal Display
LD	Ladder Diagram graphical language – one of the IEC 61131-3 programming languages
LED	Light Emitting Diode
LRC	Longitudinal Redundancy Check; uses both "horizontal" and
	"vertical" parity bits to detect errors in the messages between the Master and the RTUs. This technique is also known as
	Geometric Coding.
LSB	Least Significant Bit
mA	Milliampere
MAP	Manufacturing Automation Protocol
MEB	Memory Expansion Bus (also, Memory Expansion Board)
MHz	Megahertz
MMI	Man Machine Interface
MMS	Manufacturing Message Specification
MSB	Most Significant Bit
msec	Millisecond
MTU	Master Terminal Unit, also Master Station
MUX	Multiplexer
NC contact	Normally Closed relay contact
NEMA	National Electrical Manufacturers Association
NO contact	Normally Open relay contact
O/S or OS	Operating System
OSI	Open Systems Interconnection
oz	Ounce
PC	Power Converter, also Personal Computer
PCI	Pulse Counter Input
PF	Power Factor
PID	Three term controller, proportional, integral, derivative closed loop control algorithm
PLD	Programmable Logic Device
PLC	Programmable Logic Controller
POU	Program Organization Unit
PPP	Point-to-Point Protocol – A TCP/IP protocol that provides host-
	to-host network and router-to-router connections. Can be
	used to provide a serial line connection between two
	machines.
pps	Pulses Per Second
PWR	Power
RAM	Random Access Memory
RLL	Relay Ladder Logic
ROM	Read Only Memory
router	A device that connects LANs into an internetwork and routes
	traffic between them
RS232C	EIA Serial data communications standard
RST	Reset
RTOS	Real Time Operating System
RTS	Request To Send
RTU	Remote Terminal Unit

Receive
Substation Automation Platform
Select Before Operate
Serial Communications Controller
Supervisory Control And Data Acquisition
Soft Carrier Turn Off
Synchronous Data Link Control
Surge Protection Expansion Board
Sequential Function Block – one of the IEC 61131-3
programming languages
Special Function Bus
Sequential Function Chart graphical language
Sequence of Events
Structured Text language – one of the IEC 61131-3
programming languages
Status
Surge Withstand Capability, IEEE C37.90a 1978
Transmission Control Protocol/Internet Protocol
Transmit
Universal Asynchronous Receiver Transmitter
User Interface Function
Universal Synchronous Asynchronous Receiver Transmitter
Microsecond
Ultraviolet erasable Programmable Read Only Memory
Volts Alternating Current
Volt-Amperes Reactive
VAR Hours
Volts Direct Current
Real Time Operating System made by Wind River for
embedded computer systems
Watt
Circuit that resets CPU if it fails to execute program
Watt Hours
Expansion Board
Extensible Markup Language – The method used be Telvent for the storing and retrieval of config@WEB RTU data. The data is stored in the form of a series of XML files (files with an XML extension).
External Termination (panel, module or assembly)

APPENDIX C

Α

Accumulator Input Field Wiring	8-12
Alarm Outputs	
Analog Input XT	
Architecture	
С	
Comm Port Diagnostics	4-2
Comm Port Test	7 2
Alt	4-3
Mark	
Normal	
Space Communication Ports	
_	D-2
D	
DB9 Pin-Out	
Serial Ports	
Digital Input Expansion	
Dimensions, SAGE LANDAC II 3-1,	
Drawings, LANDAC II	C-1
E	
Ethernet Ports	
Expansion (XT) Architecture	5-3
Expansion Board Connections	3-9
· F	
Firmware Debounce Algorithm	5-6
Ğ	
General Installation Procedure	3-1
	5.
Installation Procedure	2 1
Internal Status Points	
Introduction	4-0
Architecture	4 7
Communications	
Features	
General Functions	
Graphical User Interface (GUI)	
Packaging 1	
Point Mapping	
Protection 1	
Rear Panel Functions	1-5
Relay Ladder Logic (RLL) 1	-10
IRIG-B In & IRIG-B Out 3	3-14
L	
LANDAC II Drawings	
LANDAC II Microprocessor Overview	5-1

LANDAC II Reference Points4-7	,
PC/104 Architecture	1
PC/104 Bus Interface/Connector	
Power Input	
•	
Power Input	5
R	_
Radio Keying Option	
RLL (Relay Ladder Logic) 1-10)
S	
SAGE LANDAC II Dimensions 3-1, 3-2	2
SBO Block Diagram5-5	5
SBO Control Expansion	
SBO XT Field Wiring 3-13	
Select Before Operate	
Serial Ports	Ċ
DB9 Pin-Out	6
Specifications	
Accumulator Inputs 2-4	1
Alarm Outputs	
Analog Inputs (Optional)	כ
C3463 PCA Ethernet 10/100 5-Port Switching	~
Hub2-3	
Communications2-	
CPU/Memory2-2	
Digital Inputs2-4	
Environmental2-2	
IRIG-B Input2-3	
IRIG-B Output 2-4	4
Logic Capabilities 2-4	4
Power Requirements	
RS232 Power (Selectable) 2-4	
SBO Control Outputs	
Size	
SOE Inputs	
Status Inputs	
User Computer Requirement	
User Interface	
Visual Indications	
_	2
T	_
Troubleshooting 4-5	2
U	
User Interface Connections	3
Х	
XT Cable Connections5-4	4

APPENDIX D Drawings

Part Number	Revision	Description	# of pages
B1577-003-REV-A	A	LANDAC II Test Procedure	6 pages
B1577-LD2-0000X	C	LANDAC II Chassis Assembly	5 pages
B1577-LD2-F0001	0	LANDAC II Rack Mounting Enclosure	6 pages
B1577-LD2-F0002	0	Front Panel Fab. For LANDAC II	2 pages
C3800-000-00001	G	Assembly, PCA SAGE 3030, Substation Automation Platform	2 pages
C3800-002-REV-C	С	Schematic, Substation Automation Platform	8 pages
C3800-002-PLDA1	А	CSPLD_U44	1 page
C3800-002-PLDA2	A	COMMPLD_U30	1 page
C3800-002-PLDA3	A	PIC_PLD_U39	1 page
C3800-002-PLDA4	A	STATUS_U50	1 page
C3800-002-PLDA5	A	SBOPLD	3 pages
C3810-002-REV-B	В	Schematic SAP I/O Expansion Board	5 pages
C3810-002-PLDA3	А	SBO EPLD	3 pages
C3820-000-00001	В	Assembly, PCA S3030 Display Board	1 page
C3820-002-REV-B	А	Schematic, LED Display Board	2 pages
C3800-CB1-00001	В	Cable Assy for SAGE 3030 Power Input & Power Distribution	1 page
C3810-000-00001	В	SAP I/O Expansion Board	1 page
C3130-000-XX00X	J	Analog IN-XT	2 pages
C3132-000-X000X	K	Digital IN-XT	2 pages
C3133-A00-XX100	Н	SBO XT	1 page
C3130-002-00000	0	Analog IN-XT Schematic	1 page
C3132-002-REV-C	C	Digital IN Schematic	2 pages
C3133-002-REV-A	А	SBO XT Schematic	2 pages

The following schematic and assembly drawings are included in this manual as a convenience to allow for troubleshooting.

Г

SYM	SYM ECONO. DATE BY CHECK DESCRIPTION											
	Telvent B1577-LD2-0000X LANDAC II Test Procedure											
Equipm	Bend AC / Oscil IRIG- C380 BNC C389 LANI Com Insta	ch Top Po DC Digit Ioscope B Signal 00 Stand cables au 00 RS-232 DAC II Te puter wi illed Firm	al Mul Gener Alone nd con Test B st Rack C382 Cros th 1 Se ware	ti-meter ator or Test fixtu nections coards X 2 c with the 25-000-00 ss over Et rial Port,	ire for IF for Oscil 2 e follow 0001 LA hernet (1 Ethern	ing: NDAC II TI Cable (B00 net Port, 2	al Genera EST BOA 900-079-1 2 USB Pos	ation RD I 1500)				
	Windows XP or Equivalent with Internet Explorer 6.0 Landac II Application Code C3414-500-001F0 with Test Configuration LAN IP address 172.18.150.50 WAN IP Address 173.18.150.50 <i>Subnet Mask 255.255.0.0</i> <i>USER Name:</i> Admin <i>Password:</i> Telvent1!											
TEL			DESCRIP	NDAC II UN TION:	Manufac	turing Test DAC II UNIT		re for				
APPROV/ DRAWN BY CHK'D BY APPRV'D BY		DATE: 10/13/2010 14/00710 24/00710		WING NU 77-003-F		REVISION LEVEL	SHEET NUMBER 1 of 6	FILE NAME: B1577-003-REV-A.XLS				


SYM	ECO NO.	DATE	DATE BY CHECK DESCRIPTION									
Variand	e Chec	k :										
	Verify the variance of the assembly with the Bills of Material. Identify that all boards are installed and cabled properly. Verify the input voltage to be applied, and adjust the bench supply accordingly. Visually check that all cables and connections are properly mounted to the enclosure and connected to the proper location.											
Set Up: On the host computer set the Ethernet port to use the following IP address, 172.18.150.48, and the subnet mask to 255.255.255.0. Disable and then enable the Ethernet port. Connect the supplied Ethernet cable between the UUT and the host computer. Connect the I/O Test board cables to J1-J9, and Test plug into TB1. Install the two C3490 RS-232 Test boards to the 16 DB9 connectors.												
Power-l	Power-Up Check: Front Panel LED's Apply appropriate power to the board through TB1. Upon power-up, verify that the following LED's are illuminated during RESET.											
	Run		Time So IED Fail	ource Faile ed	ed	RLL Run	Changed ning					
	SMB	Local				Ethernet	t Link					
	Once	e the RESI	ET has o	occurred (30 sec.), 1	the followi	ng LED's	will Illuminate.				
	Powe Run	er (Blinking)										
	SBM	Local				Ethernet	t Link					
MPL	TEST PRO	CEDURE B	1577 LA	NDAC II UN		turing Test	Procedur	e for				
TEL	VE	NT	JUSCRIP									
APPROVA DRAWN BY	ALS: CJANIK	DATE: 10/13/2010	DRA	WING NU	IMBER	REVISION LEVEL	SHEET NUMBER	FILE NAME:				
CHK'D BY APPRV'D BY	Ale sta	2400710		77-003-F	REV-A	А	2 of 6	B1577-003-REV-A.XLS				


SYM	ECO NO.	DATE	BY	СНЕСК			DESCRIPT	
Volta	ge Checl	C:						
							•	
	Ver bet	ween th	all volt e test r	ages are point and	DGND v	vith the M	iin board Iulti-met	by probing er.
	bet	ween en		John Cana	b chib i			
		Voltage	Test	: Point	Maxin		Typical	Minimum
		5V		P17	5.25		5.00V	4.75V 14.250V
		+15V - 15V		P21 P22	<u> </u>		15.00V -15.00V	
		+12V		P19	12.60		12.00V	-11.400V
		-12V		P18	-11.4		-12.00V	
		8V	Т	P16	8.40	0V	8.000V	7.600V
Re set	Button	Test:						
	Vor	ify the o	nerati	on of the	Reset Pi	shbutton	by press	ing and allowing
								minate when the
								d. The unit is
						the "Run'	LED sta	rts flashing
				ery second				
								"172.18.150.50".
	Wh	en the L	ANDA	C II Log-In	Screen	loads, typ	e in the	following:
				-				
	Use	ername:	Admi	n				
		sword:						
	, 45	swora.	1011011					
	The	n Click	the "I	ogin" but	ton			
	1110	In check		byin but				
Down	load Te	st Confi	ig:					
	Fro	m tha "C	onfia@	MER" (Ma		screen se	lact the "	Up/Download" Tab
	Fro	mune Co	onnge	VVED (IVId	"Hoor N	ame" and	"Pacewoi	d" in the
		onnection	box,	and then p	Jiess CC	onnect . F	ion the	'File Type" pull
	dov	vn menu,	select	Configur	ation, a	na then cli	CK ON SE	end to RTU". A Pop
	Up	window \	will app	ear allowi	ng you to	o navigate '	to the col	nfiguration folder.
	Sele	ect the XN	/IL told	er and clic	k "open"	. Ine new	applicat	ion will download to
			hen fin	shed, click	the "Re	set" buttoi	n and allo	w the unit to reset
	aga							
	′Re-	Enter the	setup k	by entering	g the Use	rname and	Passwor	d.
MPL	I EST PRC	CEDURE B	123	NDAC II UN		turing Tast	Drocodur	o for
TC			DESCRIF			turing Test DAC II UNIT		
IC	LVE		1		LANI		I	
	VALS:	DATE				DEL/IQION		
						REVISION		
		DATE:		WING NU	MBER	REVISION LEVEL	SHEET NUMBER	FILE NAME:
RAWN BY	CJANIK	10/13/2010		WING NU				FILE NAME: B1577-003-REV-A.XL

SYM	ECO NO.	DATE	BY	CHECK			DESCRIP	TION				
Communications Port Test:												
Verify that Comm Port 1 – 16 LED's on the front panel are flashing, and that the DCD/+5V LED's are on constantly. Also on the rear test boards, verify that the LED's for Port Power are all illuminated. The Con and PPP Port LED's will not light up during this test												
IRIG-B G	IRIG-B Generation Test:											
	illumi exting IRIG-F LED's LED v View the IF the re	nated, a guished. 3 Input B on the tr vill exting the IRIB- RIG-B sigr ear LED's	nd tha Conne NC cor wo tes guish. B Outp nal is p will ex	t the IRIG ect the IR nector o t boards out BNC C resent. R	i-B LED's IG-B Out n the rea should fl Connecto cemove t and the	on the re put from or of the L icker, and r with an he source,	ar C3890 the C380 JUT. All the "Tir oscillosc , the sigr	ailed" LED is test boards are 0 Test Box to the 16 of the IRIG-B me Source Failed" ope to verify that hal should go away, " LED will re-				
Etherne	t Hub Te	est:										
	back cable conne	and then from the	a "Refe e front .gain cl	rences" 7 RJ45 por ick on th	「ab agair t and ins	n several t tall it in c	imes. Re	ences" tab. Click emove the Ethernet e rear LAN Switch en Back. Repeat				
WAN Po	ort Test	:										
WAN Port Test: Log out of the GUI, and exit out of Internet Explorer. Adjust the host computer Ethernet port to use static IP address 173.18.150.48, and a sub net mask of 255.255.255.0. Disable and then Enable the Port. Plug into the "WAN" connection port of the Landac II, and enter the IP address of 173.18.150.50. The GUI will open up the log in screen again. Ensure that you can log in and browse the RTU screens.												
TEL			DESCRIP	NDAC II UN TION:	Manufac	turing Test DAC II UNI		re for				
APPROV DRAWN BY		DATE: 10/13/2010	DRA	WING NU	JMBER	REVISION LEVEL	SHEET NUMBER	FILE NAME:				
CHK'D BY APPRV'D BY	Shi Ma	12114550		77-003-I	REV-A	A	4 of 6	B1577-003-REV-A.XLS				


	ECO NO.	DATE	BY	СНЕСК	K DESCRIPTION				
Field I	/O Tests	;;							
	Stat do r	us Inputs	flash ir ir to be	n a system	atic way.	If a section	n is not f	for the Analog and flashing, or sections issues with the	
Refere	Clic	k on the ' fy the foll			ab, and se	elect the Re	eferences	2	
		ADC # ADC #	1, ADC 1, ADC 1, ADC 1, ADC	E#2 F E#2 ·	AGND ull Scale +90% -90%	5.0 4.5	01 +/-0.0 00 +/-0.0 00 +/-0.0 00 +/-0.0)03)05	
Analog	g Inputs:								
	Veri	fy that th	e odd r					s will be displayed.	
	per of ti the mar rem	ext" to ad point, all he values LED's on ner. Not	vance p other p are not the Tes ice tha vill be s	bages. Pag bages will t critical, t t Board. t only the static. Als	Note th ges 1, 6, be aroun his test is They show first 5 Bo	hat this is P 11, & 16 w d zero volt to access uld be flash bard Selects	age 1 of ill show t s for the all config ning in se s are activ	the even numbered 20 pages. Click the alternating values values. The accuracy ured points. Inspect quence in a uniform vely flashing, the of are illuminated	
Status	per of ti the mar rem	ext" to ad point, all he values LED's on nner. Not aining 3 v	vance p other p are not the Tes ice tha vill be s	bages. Pag bages will t critical, t t Board. t only the static. Als	Note th ges 1, 6, be aroun his test is They show first 5 Bo	hat this is P 11, & 16 w d zero volt to access uld be flash bard Selects	age 1 of ill show t s for the all config ning in se s are activ	20 pages. Click the alternating values values. The accuracy ured points. Inspect quence in a uniform vely flashing, the	
Status	per of ti the mar rem indi Inputs: Clic disp "CL 30. of 3	ext" to ad point, all he values LED's on iner. Not aining 3 v cating Pov k "Back" lay will sh OSED" st Notice th 30. This ti	vance p other p are not the Tes ice that will be s wer ava aver ava and ret now a li ate, an at the p me the	bages. Pag bages will t critical, t t Board. t only the static. Als ailable. turn to the st of 16 S d all othe points did "CLOSED	Note th ges 1, 6, 7 be aroun his test is They show first 5 Bo so verify t coverify t e Config@ tatus Inpurs in the 7 not chan of points	WEB page WEB page WEB page WEB page wits with Pc OPEN" sta	age 1 of ill show t s for the all config ning in se are activ ltage LED tage LED tage LED tage LED tage LED tage LED tage LED tage LED	20 pages. Click the alternating values values. The accuracy ured points. Inspect quence in a uniform vely flashing, the	
	per of ti the mar rem indi Inputs: Clic disp "CL 30. of 3 This	ext" to ad point, all he values LED's on mer. Not aining 3 v cating Pov k "Back" olay will sh OSED" st Notice th O. This ti pattern v	vance p other p are not the Tes ice that will be s wer avail aver avail ate, an at the p me the vill con	bages. Pag bages will t critical, t t Board. t only the static. Als ailable. turn to the static of 16 S d all othe coints did "CLOSED tinue for a	Note th ges 1, 6, 7 be aroun his test is They show first 5 Bo so verify t coverify t e Config@ tatus Inpurs in the 7 not chan of points	WEB page WEB page wits with Pc 'OPEN" sta ge. Click "	age 1 of ill show t s for the all config ning in se are activ ltage LED tage LED tage LED tage LED tage LED tage LED tage LED tage LED	20 pages. Click the alternating values values. The accuracy ured points. Inspect equence in a uniform vely flashing, the o's are illuminated o's are illuminated en select "STS". The nd #9 in the c Next to Page 2 of advance to Page 3	
MPL	per of ti the mar rem indi Inputs: Clic disp "CL 30. of 3 This	ext" to ad point, all he values LED's on iner. Not aining 3 v cating Pov k "Back" olay will sh OSED" st Notice th OSED" st Notice th pattern v	vance p other p are not the Tes ice that will be s wer avail aver avail ate, an at the p me the vill con	bages. Pag bages will t critical, t t Board. t only the static. Als ailable. turn to the static of 16 S d all othe "CLOSED tinue for a	Note the ges 1, 6, 7 be aroun his test is They show first 5 Bo so verify t e Config@ tatus Inp rs in the 7 not chan 7" points all odd nu Manufac	WEB page WEB page wits with Pc 'OPEN" sta ge. Click "	age 1 of ill show t s for the all config ning in se are activ ltage LED e, and the ints #1 a ate. Click next" to wn to Pol ages.	20 pages. Click the alternating values values. The accuracy ured points. Inspect equence in a uniform vely flashing, the o's are illuminated o's are illuminated en select "STS". The nd #9 in the to Next to Page 2 of advance to Page 3 ints #50, and #58.	
MPL	per of ti the mar rem indi Inputs: Clic disp "CL 30. of 3 This This	ext" to ad point, all he values LED's on iner. Not aining 3 v cating Pov k "Back" olay will sh OSED" st Notice th OSED" st Notice th pattern v	vance p other p are not the Tes ice tha will be s wer ava and ref now a li ate, an at the p me the vill con	bages. Pag bages will t critical, t t Board. t only the static. Als ailable. turn to the static of 16 S d all othe "CLOSED tinue for a	Note the ges 1, 6, 7 be aroun his test is They shou first 5 Bo so verify t e Config@ tatus Inports not chan or points all odd nu Manufac SAGE	WEB page WEB page with the Vo with the Vo with the Vo with the Vo with Pc open of the Vo wi	age 1 of ill show t s for the all config ning in se are activ ltage LED e, and the ints #1 a ate. Click next" to wn to Pol ages.	20 pages. Click the alternating values values. The accuracy ured points. Inspect equence in a uniform yely flashing, the o's are illuminated en select "STS". The nd #9 in the to Next to Page 2 of advance to Page 3 ints #50, and #58.	

SYM	ECO NO.	CO NO. DATE BY CHECK DESCRIPTION								
Control	Outputs	5:								
Click "back" to return to the "Main Page". This time select the "Command" Tab from the top of the menu, and then select "Controls". The screen will display a page of 16 controls. Select point 1 "TRIP", and then press the "Execute" button. View the Test Board and verify that the CEXEC1 and CSEL0 LED's for Group 1 Illuminate for 2 seconds. Now select point 1 "Close" and press the "Execute" button. View the test board and verify that the CEXEC1 and CSEL1 LED's Illuminate. This pattern will continue for the first 8 Control Points. Once all 16 Select LED's are tested, the remaining Execute lines can be tested by controlling every 8 th Trip Point for each group of 64 control points. Repeat for Control group 2 and Group 3.										
SBO Cont	trol Swit	ch:								
	LED v to ex illum	within the secute a co	e Switcł ontrol a d there	n will illum as above. will be a '	ninate. Fr The LED' "Select Fa	om the "C s on the te ilure" at th	ontrol "T st board	ole) Position. The ab on the screen, try should not n of the Command		
IED Cont	rol Swite	:h:								
	withi also	in the swi	tch will after a	illuminate	e, and the	e "Alarm 1	" LED on	le) Position. The LED the front Panel will BLE" and the LED's		
SBM Swi	tch:									
	SBM illum	Local LED inate afte) will ex r a sho	ctinguish, rt delay.	and the " Reset the	Alarm 2"	LED on th "LOCAL"	IOTE) Position. The he front Panel will and the SBM Local		
Wrap U	P:									
	Wrap UP: Once all test are satisfactorily completed, remove all test cableing from the unit under test. Remove Unit from test rack and install cover to top of unit with 7 attaching screws. Affix Label with test stamp and date to side area of Unit.									
MPL	TEST PRO	CEDURE B								
ΤΕι	.VEI	NT	DESCRIP	TION:		turing Test DAC II UNIT		e for		
APPROV DRAWN BY	S11412572.4	DATE:	DRA		JMBER	REVISION		FILE NAME:		
CHK'D BY	ALS: DATE: DRAWING NUMBER REVISION LEVEL SHEET NUMBER FILE NAME: CJANIK 10/13/2010 B1577-003-REV-A A 6 of 6 B1577-003-REV-A.XLS									






	APPROVALS	DATE	SIZE					REV	
	DWN PRAVIN	4-12-10	В	B1577-L	B1577-LD2-0000X				
LD 0000V 0	CHK U.PATEL	4-27-10		BIOT EDE COCCA				Ŭ	
-LD-0000X-2	APP U.PATEL	4-27-10	SCALE	E NONE	SHEET	2	OF	5	







FRONT VIEW

LABEL DETAIL (SEE NOTE 5) TELVENT LANDAC II TELVENT LANDAC II Substation Automation Platform Substation Automation Platform B1577-LD2-00001 B1577-LD2-00002 125VDC/AC W/LX 800 & ETH 20-60VDC W/LX 800 & ETH W.O.# REV- SN# W.O.# REV- SN# Input Voltage Range Input Voltage Range 85-350VDC, 85-264VAC 20-60VDC LABEL - B LABEL - A
 C
 11889
 10–12–10
 P.P
 SEE
 SHT.
 1


 B
 11880
 8–12–10
 P.P
 UP
 SEE
 SHT.
 1
 PROPERTY OF TELVENT USA CORP. THIS DOCUMENT, WETHER PATRITARE OR HOM-PATRITARE SUBJECT MATTER: BOOKS ONFORTUNE NY GOMMON OF TELVET IEG. GOM- MUSTING, TELVES, AND BOOKS ONFORMATING AND AND AND AND AND AND AND AND EL USED FOR MAY PARFORE DEEPT THAT FOR WHICH IT IS LAMBE UALESS WITTEN DESISSION IS ANY PARFORE DEEPT THAT FOR WHICH IT IS LAMBE UALESS WITTEN DESISSION IS ANY THE STUDY AND AND AND LE RETINGS ON DEDMAN. A 11860 5-13-10 P.P U.P SEE SHT. 1 SYM. ECO NO. DATE BY CHK DESCRIPTION

REVISIONS





PART NUMBER	DESCRIPTION	NOTES
B1577-LD2-F0001	ENCL RACK MTG F/LANDAC2 COM-ED	
	PNL FRONT F/LANDAC2 COM-ED	
	TEST PROCEDURE LD2 UNIT PCA S3030 DISPLAY BOARD	
C3820-000-00001 B0002-272-00001	SPACER NY 1/8 1/4R NA 0.140	
B0002-272-00001 B0000-861-00001	NUT HEX 6–32 FXLK	DISPLAY BD.
B0002-173-00002	SCREW-MACH 6-32 FM SS 0330	
C3800-000-00001	PCA SAGE 3030 SAP MAIN BOARD	
J0294-021-00000	SCREW-MACH 6-32 BH SS 0312	MAIN BD.
J4001-109-00000	WASHER LOCK INT NO 6 CPS	
C3810-000-00001	PCA LD2 I/O EXPN BD	
B0002-980-00000	STANDOFF AL 0.625 3/16H MF 4-40	
B0000-534-00000	WASHER LOCK INT NO 4 SS	
B1002-021-00000	WASHER LOCK SPLIT NO 4 SS	
B0001-254-00625	SPACER AL 0.625 1/4H MF 6-32	LD2 I/O EXPN.
<u>J4001–109–00000</u>	WASHER LOCK INT NO 6 CPS WASHER LOCK SPLIT NO 6 SS	
J0000-180-00000 J0294-021-00000	SCREW-MACH 6-32 BH SS 0312	
J0294-021-00000 J0000-551-10020	CONN PCB SQ 20POS PC104 F LONG	
J0000-551-10020	CONN PCB SQ 32POS PC104 F LONG	
B0002-882-10032	CONN PLG FEM 06P .197 HRZ	ALARM (TB2)
B0002-882-10008 B0002-882-30006	CONN PLG FEM 06P .197 HKZ	
B0002-882-50006 B0002-882-40006	CONN FRAME PNL MTG 06P .200	POWER INPUT
B0002-882-40000 B0001-238-00000	SCREW-MACH 4-40 BH SS 0187	TB1
B0002-960-10001	P/S 20-60VDC 5V/+-15VDC/35W CC	
J0294-021-00000	SCREW-MACH 6-32 BH SS 0312	5.04
J4001-109-00000	WASHER LOCK INT NO 6 CPS	PS1
B0002-960-00001	P/S 85-264AC/DC 5V/+-15VDC/35W CC	-
D0002 000 00001		
B0002-883-00001	CONN RJ45 FEED THROUGH PNL MTG	
B0000-079-00006	CBL ETHERNET 10B-T ST 00FT06I	WAN
J4001-242-00000	SCREW-MACH 4-40 BH SS 0312	WAN
B0000-861-00000	NUT HEX 4-40 FXLK	
C3463-000-00001	PCA ETHERNET HUB 10/100 5-PORT	
B0000-079-00100	CBL ETHERNET 10B-T ST 01FT00IN	
B0002-980-00000	STANDOFF AL 0.625 3/16H MF 4-40	ETHERNET
B0000-534-00000	WASHER LOCK INT NO 4 SS	
C3805-000-00001	PCA S3030 ETHERNET HUB TERMINATION BD	
C3414-000-00001	PCA CPU LX800 W/CF/IMG/LIC 1G	
C3800-CB4-50007	CBL ASSY FLAT FF 2M 50P 00F07I	LX 800 CPU
B0002-980-00000	STANDOFF AL 0.625 3/16H MF 4-40	LX 800 CP0
B0000-534-00000	WASHER LOCK INT NO 4 SS	
B0000-079-00006	CBL ETHERNET 10B-T ST OOFTO6IN	
	CBL ASSY FLAT FM/BLK 20P 01F00I	J1,J2,J3,J4 & J6
C3800-CB3-20008	CBL ASSY FLAT FM/BLK 20P 00F08	J5
C3800-CB3-26006	CBL ASSY FLAT FM/BLK 26P 00F06I	J7, J8
C3800-CB3-26010	CBL ASSY FLAT FM/BLK 26P 00F10	J9
J0238-009-00000	WASHER FLAT SS N04X.375X.040	
B0000-861-00000	NUT HEX 4-40 FXLK	
B1577-LD2-CB001	CBL ASSY F/LD2 REM/LOC SWITCH	
B1577-LD2-CB002	CBL ASSY F/LD2 PWR SPLY INPUT	
B1577-LD2-CB003	CBL ASSY F/LD2 PSOUT TO C3810	
B1577-LD2-CB004	CBL ASSY F/LD2 INTERNAL POWER	

	APPROVALS	DATE	SIZE				REV	
	DWN PRAVIN	4-12-10	R	B1577-LD2	(С		
LD 0000Y 7	CHK U.PATEL	4-27-10		B1577-LD2-0000X				Ŭ
-LD-0000X-3	APP U.PATEL	4-27-10	SCAL	E NONE	SHEET	3	OF	5




	APPROVALS	DATE	SIZE							
	DWN PRAVIN	4-12-10	R	B1577-LD	77-LD2-0000X					
	CHK U.PATEL	4-27-10		B1077 252 0000X						
LD2-0000X-4	APP U.PATEL	4-27-10	SCALE	E NONE	SHEET	4	OF	5		







LETTER	QTY	PEM TYPE	PEM PART NUMBER
A	5	SNAP TOP STANDOFF	SSC-156-16
В	7	SELF-CLINCHING STANDOFF	BSOS-8632-16
С	15	SELF-CLINCHING NUT	CLS-632-2
D	6	SELF-CLINCHING RECEPTACLE NUT	N10-632-1-ZI
E			
F	18	SELF-CLINCHING STUD	FHS-440-8




	APPROVALS	DATE	SIZE					REV
	DWN PRAVIN	4-5-10				01		N2V
	CHK U.PATEL	4-19-10	В	B1577-LI	JZ-FU(101		0
2-F0001-2	APP HARDER	4-19-10	SCAL	E NONE	CUEFT			
	- man	4-17-10	SUAL	E. NUNE	SHEET	2	OF	6






NOTE: MATERIAL THICKNESS FOR THESE PARTS ONLY WILL BE 13 GAUGE (0.090 THK. ALUM).

						PROPERTY OF TELVENT
SYM.	ECO NO.	DATE	BY	СНК	DESCRIPTION	THIS DOCUMENT, WHETHER PATENTABLE OR NON-PATENTABLE SUBJECT MATTER, EMBODIES CONFIDENTIAL INFORMATION OF TELVENT, HOUSTON, TEXAS, AND IS LOAMED WITH THE UNDERSTANDING THAT IT WILL NOT BE REPRODUCED NOR
					BE USED FOR ANY PURPOSE EXCEPT THAT FOR WHICH IT IS LOANED UNLESS WRITTEN PERMISSION IS GRANTED BY TELVENT, AND IT SHALL BE RETURNED ON DEMAND.	



ASSEMBLY NOTES:

- 1. INSTALL ENCLOSURE TOP USING (7) $\#6-32 \times 0.25$ " UNDERCUT FLAT HEAD SCREWS.
- 2. INSTALL BOTH ENCLOSURE RACK MOUNTING BRACKETS USING (4 EACH) $\#6-32 \times 0.25$ " UNDERCUT FLAT HEAD SCREWS.




						PROPERTY OF TELVENT
SYM.	ECO NO.	DATE	BY	СНК	DESCRIPTION	THIS DOCIMENT, WHETHER PATENTABLE OR NON-PATENTABLE SUBJECT MATTER, EMBODIES CONFIDENTIAL INFORMATION OF TELVENT, HOUSTON, TEXAS, AND IS LOANED WITH THE UNDERSTANDING THAT IT WILL NOT BE REPRODUCED NOR
					BE USED FOR ANY PURPOSE EXCEPT THAT FOR WHICH IT IS LOAMED UNLESS WRITTEN PERMISSION IS GRANTED BY TELVENT, AND IT SHALL BE RETURNED ON DEMAND.	

NOTES:

1. SILKSCREEN BLACK PER THIS ARTWORK LOCATED BY $\boldsymbol{\varphi}.$

 FONT USED: FRUTIGER-ROMAN. TEXT HEIGHT: 0.125" (ALL TEXT EXCEPT ALARM 1 & ALARM 2: 0.100").



						PROPERTY OF TELVENT
SYM.	ECO NO.	DATE	BY	СНК	DESCRIPTION	THIS DOCUMENT, WHETHER PATENTABLE OR NON-PATENTABLE SUBJECT MATTER, EMBODIES CONFIDENTIAL INFORMATION OF TELVENT, HOUSTON, TEXAS, AND IS LOANED WITH THE UNDERSTANDING THAT IT WILL NOT BE REPRODUCED NOR
				BE USED FOR ANY PURPOSE EXCEPT THAT FOR WHICH IT IS LOANED UNLESS WRITTEN PERMISSION IS GRANTED BY TELVENT, AND IT SHALL BE RETURNED ON DEMAND.		


SILK SCREEN ON REAR SIDE OF THE BOX

	APPROVALS	DATE	SIZE	E				REV
	DWN PRAVIN	4-5-10		B1577-LD2-F0001				0
-F0001-6	CHK U.PATEL	4-19-10		2.0				Ĭ
	APPHEROLL	4-19-10	SCAL	E NONE	SHEET	6	OF	6

NOTES:

1. MATERIAL: 0.125" THK. ALUMINUM (5052-H32).

2. FINISH: LIGHT GRAIN CLEAR ANODIZE.



- 0.106 DIA. TAP #6-32 (AFTER C'BORE) C'BORE 0.250 DIA. x 0.075 DEEP (6-PLACES) MARKED "A"

4.313

---- 3.219


------ 1.558 ------ 1.213

----- 0.808 ----- 0.563

----- 0.000

0.063 RAD.
 (ALL CORNERS)


MPL P N L	FRON	T F /	LA	NDAC	2	C	ON	1 -	ED
LESS OTHERWISE SPECIFIED IENSIONS ARE IN INCHES TOLERANCES CMALS XX = ±.02 .000- ±.010	TELV	ENT	CHA	NT PANEL SSIS, 0.12 RLAY					ИТН
GLEB ±.5' TERIAL:	APPROVALS	DATE	COMMONWEALTH EDISON						
SEE NOTE 1	DWN PRAVIN	4510	SIZE	D15	77–LD2	FOO	02		REV
ISH:	CHK U.PATEL	4-21-10	В	6157	//-LDZ	-F00	υz		0
SEE NOTE 2	APP Hatel	4-21-10	SCAL	E NONE	:	SHEET	1	OF	2




0.313 RAD. (ALL CORNERS)


> - 0.250 DIA. (TYP. 6-HOLES)


	APPROVALS	DATE	SIZE					
•	DWN PRAVIN	4-5-10	R	B1577-ID2-F0002)		
-F0002-2		4-21-10		0.077 202			•	
-F0002-2	APP Here	4-21-10	SCAL	E NONE	SHEET	2	OF	2












DETAIL "B" (SEE NOTE 3)



					BE USED FOR ANY PURPOSE EXCEPT THAT FOR WHICH IT IS LOANED UNLESS WRITTEN PERMISSION IS GRANTED BY TELVENT USA, INC., AND IT SHALL BE RETURNED ON DEMAND.	
SYM.	ECO NO.	DATE	BY	СНК	DESCRIPTION	EMBODIES CONFIDENTIAL INFORMATION OF TELVENT USA, INC., HOUSTON, TEXAS, AND IS LOANED WITH THE UNDERSTANDING THAT IT WILL NOT BE REPRODUCED NOR
В	11561	08-22-05	D₩	CJ	SEE SHT. 1	PROPERTY OF TELVENT USA, INC. THIS DOCUMENT, WHETHER PATENTABLE OR NON-PATENTABLE SUBJECT MATTER.
С	11731	6-12-08	P.P	CJ	SEE SHT. 1	
D	11773	2-11-09	P.P	CJ	SEE SHT. 1	
E	11805	7-20-09	P.P	CJ	SEE SHT. 1	
F	11808	7-24-09	P.P	ØJ	SEE SHT. 1	
G	11841	1-7-10	P.P	4	SEE SHT. 1	


QTY	ITEM	PART NUMBER	DESCRIPTION	NOTES	QTY	ITEM	PART NUMB
	56				1	1	C3800-001-R
	57				0	2	C3800-002-R
	58				0	3	C3800-003-R
	59				105		B0000-678-5
_1			SWITCH P/BT 1P 2POS RT ANGLE	SW1	36	5	B0000-679-S
1	61	<u>B0002-116-10001</u>	BUTTON F/MINI SWITCH .374 BLK	(USED ON SW1)	3	6	B0000-680-K
1	62	<u>B0002-298-30006</u>	CONN HSG RECP O6PIN M GOLD POL	TB1		7	
1	63	B0002-882-00006	CONN HDR PCB 06P .197 HRZ	TB2	3	8	J0000-066-M
1	04	B0002-882-10006	CONN PLG FEM 06P .197 HRZ CONN PLG PCB 02P .197	(USED ON TB2) TB3		9	
1	66	B0001-882 VUC02	CONN HDR PCB 02P .197 CONN HDR PCB 02P .197 VSH	(USED ON TB3)	1	10	B0000-699-5
5	67		TERM PIN TURRET H .062D/.094T	TP1,TP3,TP17,TP20,TP23		11	
	68	80000-740-00000	TERM FIN TORRET H .002D7.0941	IF1, IP3, IF17, IP20, IP23		13	
8		B0002-471-52301	ICD Z85230 COMM CONTROLLER SMT	U1,U5,U10,U13,U17,U20,U23,U27	125		B0001-247-S
16	70	B0002-547-S0004		U2,U3,U7,U8,U11,U12,U14,U15,U18,	125	14	80001-247-3
2	71	B0001-849-50014	ICD 74AHC14 INVTR SCHMIT SMT	U19,U21,U22,U24,U25,U28,U29 U4,U36			
5			ICD 74AHC14 INVIR SCHMIT SMIT	U6,U16,U26,U38,U41			
1	73	B0002-851-S0001	OSC XTAL 14.7456MHZ 100PPM SMT	00,010,020,038,041			
4	74	B0002-445-7032S	ICD EP7032S PROGRAM LOG/DEV	U30,U39,U44,U50			
	75	22002 110 /0020					
6		B0001-849-S0245	ICD 74AHCT245 XCVR SMT	U31-U34,U47,U49	20	15	J1160-016-S
1	77	B0002-460-00002	OSC XTAL 1.00KHZ 50PPM 3050	U37			
1	78	B0002-880-S0001	ICD PIC 16F877A MICROCHIP PROCESSOR	U40			
2	79	B0001-460-S5821	ICD UNC5821LW 8BIT SRL DVR SMT	U51,U54			
1	80	B0001-363-S0004	ICL OP282GS OPAMP DUAL SMT	U52	3	16	B0001-247-S
1	81	C3800-525-PLDA5	ICD PLD PGRM EPC1064 C3800-5	U53	4	17	B0001-247-S
1			ICD EP8452 PROGRAM LOG/DEV	U55		18	
1	83	B0001-848-S0238	ICD 74HCT238 3-8 DECODER SMT	U56		19	
1			ICD A2982SLW 8CH SOURCE DVR SMT	U57		20	
1	85	B0001-886-S0012	ICL 78L12ACM POS V-REG SMT ICL 79L12ACM NEG V-REG SMT	VR1	2	21	B0002-521-4
1			ICL UA7808CKTER 8V POS REG	VR2	l 9	22	B0002-453-0
1		B0001-848-50574	ICD 74HCT574 D-LATCH	VR3 U35		07	D0000 501 4
1			SOCKET DIP 08P BOT SEAL	USED ON U53	3	23	
'	90	00001-331-00000	SUCKET DIF OUF DUT SEAL	USED ON USS		24	BUUU2-521-1
1		B0001-955-00832	FASTENER PCB EXT 8-32 TD	STD1 (SEE DETAIL "B")	1	26	B0002-281-1
	92	2.00, 000 0000Z				27	B0002-281-0
1		B0002-331-00000	NUT HEX SM PAT 8-32 SS	USED ON STD1 (SEE DETAIL "B")	1	28	B0002-521-4
2	94	J4001-240-00000	WASHER LOCK INT NO 8 SS	USED ON STD1 (SEE DETAIL "B")	1	29	B0002-521-4
4	95	B0002-980-00000	STANDOFF AL 0.625 3/16J MF #4-40	SEE DETAIL "C"	1	30	B0002-892-0
4	96	J0294-022-00000	NUT HEX SM PAT 4-40 SS	SEE DETAIL "C"	1	31	
4		B0000-534-00000	WASHER LOCK INT NO 4 SS	SEE DETAIL "C"	1	32	B0002-453-0
	98				1	33	J0000-551-0
	99				1	34	J0000-551-0
			ICD PLD PRGRM EP7032S C3800-1	USED ON U44, SEE NOTE 1.			
0			ICD PLD PRGRM EP7032S C3800-2	USED ON U30, SEE NOTE 1.	2	35	B0000-843-0
0			ICD PLD PRGRM EP7032S C3800-3	USED ON U39, SEE NOTE 1.	16	36	J0000-635-S
0	103	C3800-525-PLDA4	ICD PLD PRGRM EP7032S C3800-4	USED ON U50, SEE NOTE 1.			
0	104	C3000-327-PLDA6	ICD PLD PRGRM EP7032S C3800-6	USED ON U40, SEE NOTE 1.	_2_	37	B0002-419-S
	105				1	39	B0002-699-0
	107				20	40	
	108		2		57	41	B0000-821-0
	109				3/	1	
	110						
						1	1

QTY	ITEM	PART NUMBER	DESCRIPTION	NOTES
1	1	C3800-001-REV-C	PCB SAGE 3030 SAP	PCB
0	2	C3800-002-REV-C	SCH SAGE 3030 SAP	
0	3	C3800-003-REV-A B0000-678-5104M	TEST PROCEDURE C3800 BASEBOARD CAP-N CE 050V M0.100 20P SMT	BP1-BP105,
36	5	B0000-679-S0105	CAP-N CE 050V M001.00 20P SMT	C1-C32,C37,C41,C43,C44
3	6	B0000-680-K4752	CAP-P TA 035V M004.700 10P SMT	C33-C35 (C42 NOT POPULATED)
3	7 8	J0000-066-M0100	CAP-P EL 050V M0100.0 20P SMT	C38-C40
1	9 10	B0000-699-5123J	CAP-N PPS 050V P12000.0 05P SMT	C36
	11	0000-099-01200		
	12 13			
125	13	B0001-247-S0015	DIODE SMB15C 15V Z 0600W	CR1-CR4, CR6-CR9, CR11-CR18, CR20-CR23, CR25-CR32, CR34-CR37 CR39-CR46, CR48-CR51, CR53-CR60, CR62-CR65, CR67-CR74, CR76-CR79, CR81-CR88, CR90-CR93, CR95-CR102 CR104-CR107, CR109-CR120, CR122-CR125, CR127-CR138, CR142-CR146
20	15	J1160-016-S0000	DIODE 1N4004 RS 400V 01.00A SMT	CR5,CR10,CR19,CR24,CR33,CR38, CR47,CR52,CR61,CR66,CR75,CR80, CR89,CR94,CR103,CR108,CR126, CR147,CR149,CR152
3	16		DIODE SMB8.0 8.0V Z 0600W	CR121,CR148,CR150
4	17	BUUU1-24/-SUU18	DIODE SMBJ18C 18V Z 0600W	CR139,CR140,CR141,CR151
	19			
	20	R0002 521 40050		14 10
9	21 22	B0002-521-40050 B0002-453-02009	CONN HDR PCB SH4 50P .125 LTCH CONN DSUB PC DL RA 09P SF	J1,J8 J2J3,J4J5,J6J7,J9J10,J11J12, J14J15,J17J18,J19J20,J32J33
1 3	23 24	B0002-521-40034 B0002-521-10110	CONN HDR PCB SH4 34P .125 LTCH CONN HDR PCB SH4 KEY 2X05 .125	J13 J21,J23,J26
	25			
1	<u>26</u> 27	B0002-281-108K8 B0002-281-00001	TELE-JACK PCB MOD 8KP/8C PLMS TELCO JACK PCB MOD 8KP/8C PRM T	J22 (SEE DETAIL "A") J16
1	28	B0002-521-40020	CONN HDR PCB SH4 20P .125 LTCH	J24
1	29	B0002-521-40026	CONN HDR PCB SH4 26P .125 LTCH	J31
1	30	B0002-892-00050	CONN HDR PCB 2MM M 5P CTR POL	J27
1	31 32	B0001-806-10001 B0002-453-01009	CONN BNC DUAL PC 364 SERIES CONN DSUB PC DL RA 09P SF	J30 J25
<u> </u>	33	J0000-551-00020	CONN PCB SQ 20POS D/ROW F PC104	P2J1
1	34	J0000-551-00032	CONN PCB SQ 32POS D/ROW F PC104	P2J1
2	35	B0000-843-00002	RLY DIP 012VDC 2FC 60VA SSS PL	K1,K2
16	36	J0000-635-S0100	INDUCTOR 100.0VH 160MA SMT	L1-L16
2	37	B0002-419-S0000	ICD H11L3/H11L1 OPTO ISO SMT	0P1,0P2
1	38 39	B0002-699-0515S	P/S DC-DC 05V/+-15V@.30MA SIP	PS1
20	40	B0002-624-S0005	TSTR IRLML2402 MFET SMT	Q1-Q20
57	41	B0000-821-C6811	RES SMT MF 01.00P .12W K06.81	R1,R6,R14,R15,R20,R21,R27,R28, R32,R33,R37-R39,R43-R46, R54-R57,R64-R67,R71,R72,R76, R77,R82,R83,R87,R88,R96,R92,R100 R107,R114,R123,R125,R124, R137-R145,R147-R149 R102,R126,R129,R135,R136
16	42	B0000-821-B6R20	RES SMT MF 5.00P 1W H06.20	R7,R17,R29,R34,R40,R47,R58,R61,
16	43	B0000-821-C1002	RES SMT MF 01.00P .12W K010.0	R68,R73,R84,R89,R93,R97,R108,R111 R8,R18,R30,R35, R41,R48,R59,R62, R69,R74,R85, R90,R95,R99, R109,R112
8	44	B0000-821-C1003	RES SMT MF 01.00P .12W K100.0	R2-R5,R10-R13,
4	45 46	B0000-821-C0000 B0000-821-C1001	RES SMT MF .12W H0.00 JMPR RES SMT MF 01.00P .12W K01.00	R16,R26,R101,R132 R127,R130,R131,R146
17	40	B0000-821-C1001 B0000-821-C56R2	RES SMT MF 01.00P .12W K01.00 RES SMT MF 01.00P .12W 56.20 OHM	R127,R130,R131,R146 R22-R25,R50-R53,R78-R81,
1	48	B0000-821-A1004		R103-R106,R134
	49	A1004	RES SMT MF 05.00P .12W M001.00	R128
5	50 51	J0000-585-S0103	RES NW 08 K010.00 SMT 16PIN	RN1,RN4,RN5,RN10,RN11
3	52	J0000-585-S0224	RES NW 08 K220.00 SMT 16PIN	RN2,RN6,RN8
3	53	J0000-585-S0105	RES NW 08 M01.00 SMT 16PIN	RN3,RN7,RN9
	54 55			
			APPROVALS DATE SIZE DWNPRAVN 2-4-05 R C 3	REV 800-000-00001 G
	ACA	D C3800-000-000	CHK CJIANIK 3-21-05	800-000-00001 G


NONE


SHEET 2 OF 2


ACAD P/N C3800-000-00001-2 CHK cjanik 3-21-05 CHK cjanik 3-21-05 SCALE





		MPL	MPL SCH SUBSTATION AUTOMATION PLTFM					
		SUBSTATION AUTOMATION						
ROVALS	DATE			PLAT	FORM			
N Chris Janik	14.jan05	PART	#	C3800-002	C3800-002-REV-C			
CGJ	06May05	SIZE	B	50/10/				0
CGJ	06May05	SIZE	D	PC/104	SHEET		OF	8















PART ;	#	_C3800-002-REV-C	5	7-2	22-09
SIZE	В	SHEET	70	OF	8





SIZE B


8


OF

SHEET










OLITPE 21 IRIG A
$\begin{array}{c c c c c c c c c c c c c c c c c c c $
BUDL 41 D4 BUDL 40 D1 BUDL 39 D6 BUDL 37 D1
9 IRIGRST

00h = Irig Signa 01h = GPS Signa 02h = Not Definec 03h = Internal interrup 08h = Resel


OUTPL 26 INT IRIC

TITL PIC_PLD_U39	
COMPAN TELVENT	17-05
DESIGNE C. Janik	10
NUMBER C3800-002-PLDA3	RE\ A
DAT Thu May 12 07:44:40 2005	1 ^{OF} 1



TITL STATUS_U50	
COMPAN TELVENT	
DESIGNE C. Janik 5.5.10	-03
NUMBER C3800-002-PLDA4	REI A
DAT Thu May 12 07:45:35 2005	1 ^{OF} 1


_OUTEL_____ 26 DIXT




.

1. S. S. S.

	OUTDUT	SBO-STB SOURCE_EN	plda5@40 plda5@82	
		EXEC3n EXEC3	plda5@711 plda5@391	
		EXEC2 EXEC1 EXEC0	plda5@69 plda5@83 plda5@65	
		RB_EXEC1 RB_EXEC1 RB_EXEC1 RB_EXEC1	4 plda5@46 3 plda5@55	
		RB_EXEC1 RB_EXEC1	0 plda5@50	- - -
		RB_EXEC9 RB_EXEC8	and the set of the	
	INPUT	RB_EXEC7 RB_EXEC6 RB_EXEC5 RB_EXEC4	pida5@121 pida5@131 pida5@841 pida5@151	
		RB_EXEC3 RB_EXEC2 RB_EXEC1 RB_EXEC0	plda5@161 plda5@221 plda5@181 plda5@191	
		• <u>.</u>		
		RB_SEL7 RB_SEL6 RB_SEL5 RB_SEL4	plda5@20 plda5@23 plda5@24 plda5@25	
		RB_SEL3 RB_SEL2 RB_SEL1 RB_SEL0	plda5@211 plda5@271 plda5@281 plda5@291	
· · · ·	×	· .		
		RB_SEL15 RB_SEL14 RB_SEL13 RB_SEL12	plda5@66 plda5@63 plda5@62 plda5@61	
		RB_SEL11 RB_SEL10 RB_SEL9 RB_SEL8	plda5@60 plda5@37 plda5@58 plda5@57	
COMPANY	PLD			
DESIGNER C. Ja	VENT anik	5	5-17-09	
SIZE D	NUMBER C3	800-002-PLI		



						· .				-	
·											
										•	
											-
			1						}		
	-					× .					
				· ·							-
											-
								•			
								*			
				•	,						
TI	TLE .	SBO		IRBLA1	СН						
C	MPANY		VENT	·· \			-				
DI	ESIGNER	C.Ja					C.	1-2	~ @		
			NUMBER		800-002	2	J-1	<u>(</u>	<u>05</u>		
	· · ·				000-002	SHE			A		
0	8:	14a 5	-09-200	5		1 SHE		2 '	DF (3	



WDO WD1 WD2

WD3

STARTN


WDO PRN W4n CLRN

MXN

RCO


O GN DNUP CLK

SBOSEL TITLE SBOPLD-SOUT COMPANY TELVENT DESIGNER C. Janik S 5-12-05 SIZE D NUMBER C3800-002-PLDASREV A			· · · · · · · · · · · · · · · · · · ·		8	s:15a	5-09-2	2005				3		3	
ZERON OUTPUT SBOSEL									C3800-	002-P		v	A OF		
ZERON OUTPUT SBOSEL				•		0.0		3ER	00000	2000	5		-05		•
ZEROn output zeron				·.	DESIGNER					_		19	ند م	-	
ZEROn outfut ZEROn					COMPANY									:	
ZEROn output zeron					TITLE	SBO	OPLE	-SOL	T	-					
ERDAT															
ERDAT															
ERDAT															
ERDAT											5				
ERDAT															
ERDAT			C		SBOSE	EL_									
ERDAT	22		OUTPUT			-									
ERDAT	20														
ERDAT															
ERDAT															
ERDAT														-	
ERDAT															
IERDAT	<u>ZEROn c</u>		> ZERON												
LLOAD															
LLOAD															
LLOAD													· · ·		
LLOAD															
LLOAD															
LLOAD				•											
LLOAD	~														
LLOAD															
LLOAD															
LOAD															
- LOAD															
LOAD															
	ERDAT														
						,									
														1.	
									-						
	LOAD														1.,.
		ER													
	•														
	i														
													1		
									1						
															•
		· · · · ·													
														. *	1



Date: November 30, 2010

SBO_EPLD.bdf*



Project: SBO EPLD

		0-010		-114_43	
01201	\longrightarrow so	URCE_EN		PIN_46	
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
UTPUT [EC3n	П	PIN_52	
UTPUT		EC3	Fi	PIN_51	
		EC2	1	PIN 50	
עדפטד ר		EC1		PIN 49	
	EX	EC0	F	PIN 48	
			E		
INPOT		RB EXEC	15	PIN 39	51
VCC		RB EXEC		PIN 3	_
VCC	<u> </u>			PIN 36	_
VCC NPOT	<u> </u>	RB_EXEC			_
VCC	\prec	RB_EXEC	12	PIN_3	2
INPOT					_
VCC	\neg	RB_EXEC		PIN_34	_
INPUT VCC		RB_EXEC		PIN_33	_
INPUT VCC		RB_EXEC	9	PIN_3	
INPUT	\neg	RB_EXEC	8	PIN_30	2
					_

 RB_EXEC7	PIN_29
RB_EXEC6	PIN_28
RB_EXEC5	PIN_27
RB_EXEC4	PIN_25
RB_EXEC3	PIN_24
RB_EXEC2	PIN_22
RB_EXEC1	PIN_21
RB_EXEC0	PIN_20

\square	RB_SEL7	PIN_64
\frown	RB_SEL6	PIN_65
\frown	RB_SEL5	PIN_67
\frown	RB_SEL4	PIN_68
\sim	RB_SEL3	PIN_69
	RB_SEL3 RB_SEL2	PIN_69 PIN_70
		PIN_69 PIN_70 PIN_73
	RB_SEL2	PIN_69 PIN_70 PIN_73 PIN_74


RB_SEL15	PIN_54
RB_SEL14	PIN_55
RB_SEL13	PIN_56
RB_SEL12	PIN_57
RB SEL11	PIN_58
RB_SEL11 RB_SEL10	PIN_58 PIN_60
	PIN_58 PIN_60 PIN_61

PLD	
T	
hris Janik	6 11/3c/a
BER C3810-002-F	
:53:56 2010	SHEET OF

Revision: SBO_EPLD

Date: November 30, 2010

mrblatch.bdf*




IOPLD-MRBLATCH	
COMPANY Valmet Automation	
DESIGNER Keith Tooker	6 11/30/10
SIZE D NUMBER C3200-	002-PLDA2 REV A
DATE Thu Jul 15 07:52:17 2010	SHEET 2 3

Project: SBO_EPLD

Revision: SBO_EPLD

Date: November 30, 2010

SOUT.bdf*





TITLE		PLD-SC)(
COMPAN	va	Imet Au	to
DESIGNE	^R Ke	ith Tool	
SIZE	D	NUMBER	ł
DATE -	Thu Au	ug 05 10:3	33


Revision: SBO_EPLD


UT	
omation	
er y	5 11/20/10
C3400-002-	PLDA2 ^{REV} A
3:00 2010	SHEET 3 3


Project: SBO_EPLD












В	11842	1-7-10	P.P	4	ADDED ITEM #3 TEST PROCEDURE C3820			
Α	11582	2-24-06	P.P	d	R93, R94, R95, R96 WAS MISSING			
SYM.	ECO NO.	DATE	BY	СНК	DESCRIPTION			
REVISIONS								

WHETHER PATENTABLE OR NON-PATENTABLE SUBJECT MATTER SENTIAL INFORMATION OF TELVENT USA, INC., HOUSTON, TEXAS MITH THE LINDERSTANDING THAT IT WILL NOT BE REPRODUCED NO

HESS OTHERWISE SPECIFIED MENSIONS ARE IN INCHES TOLERANCES COMALS ANGLES $X = \pm.02$ $\pm.5^{\circ}$ COM $\pm.010$				PCA S3030 DISPLAY BOARD ASSEMBLY					
NONE	APPROVALS	DATE							
	DWN PRAVIN	2-21-05	SIZE			REV			
NONE	CHK C.JANIK	2-28-05	В	C3820-C	000-00001	В			
	APP C.JANIK	2-28-05	SCAL	E NONE	SHEET 1 OF	1			





A		11/01/04			Initial Prototype Copper Release
REV	ECO#	DATE	BY	СНК	DESCRIPTION

USED FOR ANY PURPOSE EXCEPT THAT FOR WHICH IT IS LOANED.

___1 _{OF} 2

SHEET






NOTES:


1. FOR USE WITH TELVENT 3030/CONVERTER CONCEPTS POWER SUPPLY.

- 2. ALL CONNECTORS ARE SHOWN FROM WIRE ENTRY SIDE.
- 3. USE PVC WIRE GAUGE AS SPECIFIED BELOW AND CABLE TIE AS INDICATED.
- 4. TYPE PART NUMBER AND COMPANY NAME (TELVENT) ON VENDER SUPPLIED LABEL.



								MPL (
]	DIMENSIONS	THERWISE SPECIFIED		CABLE ASSY FOR TELVENT 3030
		_					-	T TUL UEDMALS XX = 4.0 .XX = 4.0	toLERANCES	LIVEN	POWER INPUT & POWER
в	11533	04-	-14-05	DW	Z	ITEMS 1 & 2 WERE B0000-724-0000X			Constant of the local division of the local	PPROVALS DA	
A			-28-05	DW	and a starter	MANUFACTURING RELEASE MODIFICATIONS	PROPERTY OF TELVENT THIS DOCUMENT, WHETHER PATENTARIE OR NON-PATENTARIE SURJECT MATTER	MATERAL		N D.WATKINS 11-12-	-2004 SIZE 07000 0D4 00004 REV
SYM.	ECO NO). C	DATE	BY	CHK		EMBODIES CONFIDENTIAL INFORMATION OF TELVENT, HOUSTON, TEXAS, AND IS LOANED WITH THE UNDERSTANDING THAT IT WILL NOT BE REPRODUCED NOR OF LUPPE CONFIDENTIAL INFORMATION OF TELVENT OF DEPRODUCED NOR	ACAD P/N C3800-CB1-00001		K C.JANIK 02-27	-2005 B C3800-CB1-00001 B
						REVISIONS	BE USED FOR ANY FORMOSE EXCEPT THAT FOR WHICH IT IS LOANED UNLESS WRITTEN PERMISSION IS GRANTED BY TELVENT, AND IT SHALL BE RETURNED ON DEMAND.	P/N C3000-CB1-00001	NONE AP	P C.JANIK 02-27	-2005 SCALE NONE SHEET 1 OF 1

QTY	ITEM	PART NUMBER	DESCRIPTION	NOTES
1	1	B0000-724-20007	CONN FREE HNG CR 07P MLX 41695	
1	2	B0000-724-20003	CONN FREE HNG CR 03P MLX 41695	
8	3	B0000-723-00001	CONN PIN CR TIN 18-24GA WIRE	
	4		· · · · · · · · · · · · · · · · · · ·	
	5			
1	6	B0002-297-30006	CONN HSG PLUG O6PIN M GOLD POL	
6	7	B0002-296-30002	CONN PIN CR GOLD 18-24 F MOLEX	
	8			
1	9	B0002-882-20003	CONN PLG MALE 03P .200 HRZ	
	10			
	11			
1	12	B0000-550-00000	LUG RCPT 22-18 .250 V .125	
	13			
1	14	B0000-592-00000	LUG RING 22-16 #10 .312 N .140	
	15			
				1



2	DESCRIPTION	NOTES
	PCB SAP LD2 I/O EXPANSION BD	
	SCH SAP LD2 I/O EXPANSION BD	
-A	TEST PROCE SAP LD2 I/O EXPN BD	
	ICD 74AHCT245 XCVR SMT	U2–U8,U10–U13,U25–U32
	ICD 74HC14 INVERTER SCHMIT SMT	U1
38	ICD 74HCT238 3-8 DECODER SMT	U38,U39
20	ICL AD620 INSTR AMP SMT	U18,U19
	ICH AD7870 CMOS 12B ADC PLCC	U14,U15
	ICD EP7032S PROGRAM LOG/DEV	U9
	ICL ADG508 8CH MUX SMT	U21
	ICL HI-509 4CH DIFF ANA MUX SMT	U20
		020
	ICL LT1019 VREF PRCSN 2,5V SMT	
	ICL OP282GS OPAMP DUAL SMT	U17,U23
	ICD UNC5821LW 8BIT SRL DVR SMT	U34,U35
82	ICD A2982SLW 8CH SOURCE DVR SMT	U36,U37
8S	ICD EP7128S PROGRAM LOG/DEV	U16,U33
05	ICL 78L05ACM POS V-REG SMT	VR1
05	ICL 79L05ACM NEG V-REG SMT	VR2
03	ICE 79E03ACM NEO V NEO SMIT	
	CAP-N CE 050V M0.1000 20P SMT	BP1-BP47,BP49-BP64,C7,C9-C17
2J	CAP-N PPS 050V P1500.00 05P SMT	C21
00	CAP-N CE 1KV M000.022 20P SMT	C20
752	CAP-P TA 020V M004.700 10P SMT	C6,C8,C18,C19
00	CAP-P EL 050V M0100.0 20P SMT	C3,C4,C5
		C21 (NOT POPULATED)
01	LED RED SMT 1.6V T-3/4	DS1
51		
	DIODE IN4004 DS 400V OF OOA SHT	CP8_CP11
00	DIODE 1N4004 RS 400V 01.00A SMT	CR8-CR11
	DIODE SMB8.0 8.0B Z 0600W	CR12
15	DIODE SMB15C 15V Z 0600W	CR3,CR4,CR7
18	DIODE SMBJ18C 18V Z 0600W	CR1,CR2
000	RES SMT MF .12W H0.00 JMPR	R5,R28,R32,R34,
01	RES SMT MF 01.00P .12W K01.50	R42-R45,R78
	RES SMT MF 01.00P .12W K010.00	R26,R27,R30,R31,R41,R53–R68,
02		
03	RES SMT MF 01.00P .12W K100.00	R22,R25
05	RES SMT MF 05.00P 1W M010.00	R71
22	RES SMT MF 01.00P .12W K10.2	R35,R36
311	RES SMT MF 01.00P .12W K06.81	R1-R4,R6-R21,R39,R46-R52
250	RES SMT MF 01.00P .12W H0825	R40
05	RES SMT MF 01.00P .12W M10.0	R29,R33,R75-R77
02	POT CM M K01.00 .25W SMT	R37,R38,R70
03	POT CM M K010.00 .25W SMT	R23,R24
	RES SMT MF 01.00P .12W H150.00	R72-R74
00		
03	RES NW 08 K10.00 SIP 09P SMT	RN4,RN10,RN11
04	RES NW 08 K100.00 SMT 16PIN	RN1,RN3,RN7,RN9
223	RES NW 08 K22.00 SIP 09P SMT	RN2,RN6,RN8,RN5
00	INDUCTOR 100.0UH 160MA SMT	L1,L2
	TERM PIN TURRET H .062D/.094T	TP1-TP4, TP7, TP9-TP17
000		P2J1
20	CONN PCB SQ 20POS PC104 F LONG	
32	CONN PCB SQ 32POS PC104 F LONG	P2J1
15S	P/S DC-DC 05V/+-15V@.30MA SIP	PS1
000	ICD H11L3/H11L1 OPTO ISO SMT	0P1-0P3
004	CONN HSG RECP 04PIN M GOLD POL	TB5,TB6
C02	CONN HDR PCB 02P .197 VSH	TB3,TB4
002	CONN PLUG PCB 02P .197 VSH	INSTALL IN TB3
	CONN HSG RECP O6PIN M GOLD POL	TB1,TB2
006	UUNIN HOU REUP UOFIN M GULD PUL	
		10
10	CONN HDR PCB SH4 KEY 2X05 .125	J6
020	CONN HDR PCB SH4 SLT 2X10 .125	J1-J5
)26	CONN HDR PCB SH4 SLT 2X13 .125	J7,J8
005	TSTR IRLML2402 MFET SMT	Q1,Q2
	1	
MP	LPCA SAP LD2 1/0	E X P A N S I O N B D
	SS OTHERWISE SPECIFIED CAD	I/O EXPANSION BOARD
	TOLERANCES TAL VAL	YO EN ANGION BOARD
JECIM.		
	APPROVAIS DATE OF CO	
	NONE APPROVALS DATE CECO DWN PRAVIN 4-8-10 SIZE	REV

В

5-4-10

5-4-10 SCALE

CHK C.JANIK

APP C.JANIK


NONE

R

SHEET 1 OF 1

C3810-000-00001

NONE



RESISTOR VALUE INPUT CURRENT									_		
PLPCA	LDAN	N A - I	N -	ХТ	XX	XX	x x	X	x x	X	x 🗌
ESS OTHERWISE SPECIFIED INSIONS ARE IN INCHES TOLERANCES WALS ANGLES = $\pm .02 \pm .5'$ = $\pm .010$	TELV	ENT	PCA LANDAC ANALOG-IN-XT 16 POINTS								
RIAL: NONE	APPROVALS	DATE	ASSEMBLY DRAWING								
	DWN GW	88-2-3	SIZE	07	470	~ \/	RE			REV	
H: NONE	СНК СЈ	88-2-8	В	63	130	0-X	-XXOOX			J	
	APP CJ	88-2-8	SCAL	E N	IONE		SHEE	T	1 ()F	2

QTI	YQT	r QTY	QTY	QTY	QTY	QTY	QTY	ITEM	PART NUMBER	DESCRIPTION	NOTES
1	1	1	1	1	1	1	1	1	C3130-001-REV-D	PCB LD ANA-IN-XT 16PT	
0	0	0	0	0	0	0	0	2		SCH LD ANA-IN-XT 16PT	SEE NOTE 3
1	1	1	1	1	1	1	1	3		ICD 74HC00 NAND QUAD 2-INPUT	U11
2	2	2	2	2	2	2	2	4		ICD 74HC4051 8CH MUX	U5,U6
						1		5			
8	8	8	8	8	8	8	8	6	B0001-874-10001	ICL AD706 DUAL PICO AMP OP AMP	U1-U4,U7-U10
1	1	1	1	1	1	1	1	7		ICL 79L05ACZ V-REG -5V 100MA	VR1
			1					8			
39	9 39	39	39	39	39	39	39	9	B0000-798-00000	CAP-N CE 050V M000.1000 20P RL	C4-C42
3	3	3	3	3	3	3	3	10		CAP-N CE 050V SR30 Z5U 105 20%	C1-C3
16	5 16	16	16	16	16	16	16	11		CAP-N CE 999V M000.0200 20P RL	C43-C58
		-						12			
								13			
16	5 16	16	16	16	16	16	16	14	B0002-228-B1581	RES MF 01.00P 00.25W K001.58	R41-R48.R89-R96
32			32	32	32	32	32	15		RES MF 00.10P 00.12W K200.00	R25-R40.R73-R88
32	2 32	32	32	32	32	32	32	16	B0001-887-00000	RES MF 00.10P 00.12W K499.00	R9-R24.R57-R72
								17			
2	2	2	2	2	2	2	2	18	B0002-521-10020	CONN HDR PCB SH4 SLT 2X10 .125	J1, J2
0	0	0	0	0	0	0	0		B0002-291-00004	CONN HDR PCB 04P S.100 .120	W1 (INTERCHANGEABLE)
1	1	1	1	1	1	1	1		B0002-291-00032	CONN HDR PCB 32P S.100 .120	VARIABLE
2	2	2	2	2	2	2	2			JUMPER MINI 0.100 1R 2P GOLD	W1 (A-B,C-D)
			· · · · ·			1		22			
3	3	3	3	3	3	3	3		B0002-740-00000	TERM PIN TURRET H .062D/.094T	TP1, TP2, TP3
	_							24			
2	2	2	2	2	2	2	2		B8135-006-00000	BAR SUPPORT PCB RELAY	· · · · · · · · · · · · · · · · · · ·
4	4	4	4	4	4	4	4	26	J0000-252-00001	CBL TIE NYL AHR #08 TA1S8	SEE DETAIL "C"
2	2	2	2	2	2	2	2	27	J6011-011-00000	SCREW-MACH 6-32 BH SS 0375	
4	4	4	4	4	4	4	4	28		SCREW-MACH 6-32 BH SS 0437	SEE NOTE 4
								29			
								30			
								31			······································
_	-	-	16	-		-	-	32	J0000-566-10020	RES WW 0.025P 00.12W K001.002	R1-R8,R49-R56
-	-	-	-	16	_	_	-	33		RES WW 0.025P 00.12W K002.006	R1-R8,R49-R56
16	3 -	-	-	_	-	_		34		RES WW 0.025P 00.12W K003.012	R1-R8,R49-R56
								35			
								36			
_	-	16	_	-	_	-	16	37	J0000-658-00000	RES WW 0.025P 00.25W H250.00	R1-R8,R49-R56
-	16			-	16	16		37		RES WW 0.025P 00.12W K005.032	R1-R8,R49-R56
								38			
								39			
16	3 16	16	16	16	16	-	-	40	B0002-181-00001	SURGE SUPPR GAS 230V HD FORMED	E1E16
-	-	-	-	_		32	32	41	B0002-476-00000	VARISTOR 130V 184V MOX V130LA1	E1-E16
								42			
-	-	-	2	2	2	2	2	43	B0001-189-00000	TB PCB S.438 8-32 19 BE	TB1,TB2
2	2	2	-	-	-	-		44		TB PCB S.438 8-32 19 ME GBPAX	TB1,TB2
38	3 38	38	-	-	-	-	-	45	B0001-956-00001	JACK PC MNT F/0.062DIA PIN	USED ON TB1, TB2
5	5	5	1	1	1	1	1	46	B0001-955-00832	FASTENER PCB EXT 8-32 TD TIN	SEE DETAIL A & B
4	4	4	-	-	-	-		47		WASHER LOCK INT NO 8 SS	USED ON TB1, TB2
4	4	4		-	_	-	-	48	B0001-263-00000	SPACER SS 0.500 1/4H MF 8-32	USED ON TB1, TB2
										· · · · · · · · · · · · · · · · · · ·	
-11005	-11003	-11002	40010	90010	-00 -00	£0000	20000				


J	11603	10-10-06	P.P	K	SEE SHT. 1	
1	11074	4-24-02	P.P	ØМ	SEE SHT. 1	
Н	8957	91-5-30	G₩	CJ	SEE SHT. 1	
SYM.	ECO NO.	DATE	ΒY	СНК	DESCRIPTION	
				hu	REVISIONS	


	APPROVALS	DATE	SIZE					REV
	DWN GW	88-2-3	R	C3130 - 00) NOX			
00-XX00X-2	СНК СЈ	88-2-8		00100 00	0 / 0/ 0		`	Ŭ
00-77007-2	APP CJ	88-2-8	SCALE	NONE	SHEET	2	OF	2

NOTES:

- 1. CAUTION! CMOS DEVICES INSTALLED HANDLE AT GROUNDED WORK STATION.
- 2. MARK BOARD WITH ASSEMBLY PART NUMBER, REVISION LEVEL AND SERIAL NUMBER AFTER FINAL ASSEMBLY.
- 4. TERMINAL BLOCK TB5 IS NOT REMOVABLE WITH ANY VARIANCE.

5. TELVENT SUPPLIED ITEM.





(WITH	REMOVABLE	TERMINAL	BLOCKS)	-10005
(WITH	REMOVABLE	TERMINAL	BLOCKS)	-10004
(WITH	REMOVABLE	TERMINAL	BLOCKS)	-10003
(WITHOUT	REMOVABLE	TERMINAL	BLOCKS)	-00005
(WITHOUT	REMOVABLE	TERMINAL	BLOCKS)	-00004
(WITHOUT	REMOVABLE	TERMINAL	BLOCKS)	-00003

0000	50
	MP
	DIMEN
	DECM .XX .XX
	MATER

	VAR10004 & -10005 ITEM #27 & #28 QTY. CORRECTD	4	P.P	2-9-07	11625	К
	ITEM 1 WAS -001-REV-E	CJ	P.P	4-12-04	11423	J
i i	REVISED & REDRAWN IN AutoCAD, ADDED BOM TO DWG.	D.M	P.P	5-9-00	10353	I
1	ITEM 1 WAS -REV-D; ITEM 3 WAS -00000	K.T	G₩	9-14-90	8752	н
THIS DO	ITEM 26 WAS B9103-003; ITEM 28 WAS J0332-007.	CJ	GW	5-1-90	8621B	G
AND IS	DESCRIPTION	СНК	BY	DATE	ECO NO.	SYM.
BE USED	REVISIONS					


INVERTION LEAVENT USA, INC. NOCIMENT, WIETER PATSTABLE OR NON-PATSTABLE SUBJECT MATTER VES COMPLEXTAL INFORMATION OF TELVENT USA, INC. HOUSTON, TEXAS LANED WITH THE UNDERSTANDMON THAT IT WILL NOT BE REFRONDED NO ED FOR MAY PAREOSE DEDIT THAT FOR WHICH IT IS LOAMED UNLESS WITTE SON IS GOARDED IT TELVENT USA, INC., MOI TS MULL ER EXTENDED ON DEDAMED


ACAD P/N

QT	r QTY	QTY	QTY	QTY	QTY	ITEM	PART NUMBER	DESCRIPTION	NOTES
1	1	1	1	1	1	1		PCB LD D-IN-XT 32PT	
0	0	0	0	0	0	2 3	C3132-002-REV-C	SCH LD DIGITAL INPUT XT 32 PT	NOTE 5
						4			
	1	1	1	1	1			ICD 74HC138 3-8 LINE DECODER ICD 74HC240 BUFFER	U33 U34–U37
32		32	32	32	32	7		ICD H11L3/H11L1 OPTO ISO	U1-U32
						8			
32	32	32	32	32	32	9 10	B0001-247-00000	DIODE P6KE8.2 Z 8.2V 0600W	CR1-CR32
2	2	2	2	2	2	11		DIODE 1N4004 RS 400V 01.00A	CR33,CR34
70	70	70	70	70	70	12	D0000 071 00000		
32	32	32	32	32	32	13 14	80000-871-00000	LED RED CYL 1.7V T1.75	DS1-DS32
36		36	36	36	36			CAP-N CE 050V M000.1000 20P RL	C33-C68
32	32	32 1	32 1	<u>32</u> 1	32 1	16 17		CAP-N CE 999V M000.0200 20P RL CAP-N CE 050V 0.1000MF 20P RL	C1-C32 C69
'			1		1	18	80002-377-00000	CAP-N CE USUV U. TUUUMF ZUP RL	
2	2	2	2	2	2	19		FUSE CLIP PC MOUNT	2 USED FOR F1
1	1	1	1	1	1	20 21	J4003-014-00000	FUSE 00.250A 3AG 250V #312 NB	F1
1	1	1	1	1	1	22	B0001-285-39100	RES NW 08 H390.00 DIP 16P 02%D	R69
4	4	4	4	4	4	23		RES NW 08 K010.00 SIP 09P 02%B	R33-R36
32	32	32	32	32	32	24 25	B9402-034-00000	RES CC 05.00P 00.25W H820.00	R17-R32,R37-R52
		32	-	-	32		B0000-412-00000	RES CC 05.00P 01.25W H820.00 RES CC 05.00P 01.00W K002.20	R1-R16,R53-R68
-	32	-	-	32	-	27	B0002-169-00000	RES CC 05.00P 01.00W K020.0000	R1-R16,R53-R68
32	2	- 2	32 2	-	-			RES CC 05.00P 01.00W K006.20 VARISTOR 130V 184V MOX V130LA1	R1-R16,R53-R68
<u> </u>	+ 2	<u> </u>		2	2	29 30	50002-4/5-00000	VARIATOR TOUV TOAV MUX VIOULAT	RV1,RV2
2	2	2	2	2	2		B0000-740-00000	TERM PIN TURRET H .062D/.094T	TP1,TP2
2	2	2	2	2	2	32 33	B0002-521-10020	CONN HDR PCB SH4 SLT 2X10 .125	J1,J2
<u></u>			۷	۷.	۷.	34	10002 -021-10020	SUMA HUN FOD SHT SET ZATU .123	01,02
-	-	-	4	4	4	35		TB PCB S.438 8-32 16 ME	TB1-TB4
4	4	4	-					TB PCB S.438 8-32 16 ME TB PCB S.438 8-32 06 BE	TB1-TB4
			1			37 38	P0001-181-00000	10 FUD 3.430 0-32 UD BE	TB5
						39			
	_					40 41			
						41			
	-					43			
2	2	2	2	_2	2	44 45	B8135-006-00000	BAR SUPPORT PCB RELAY	SEE ASSY. DETAIL NOTES.
						45 46			
6	6	6	6	6	6	47	J6011-011-00000	SCREW-MACH 6-32 BH SS 0375	SEE ASSY. DETAIL NOTES.
						48 49			
8	8	8	-	_	-		B0001-955-00832	FASTENER PCB EXT 8-32 TD TIN	SEE DETAIL "A"
64		64	-	-	_	51	B0001-956-00001	JACK PC MNT F/0.062DIA PIN	SEE DETAIL "A"
8	8	8 8			-	52 53		WASHER LOCK INT NO 8 SS SPACER SS 0.500 1/4H MF 8-32	SEE DETAIL "A" SEE DETAIL "A"
						54	200 200 00000	0. AOLIX 00 0.000 1/ TH MIL 0-02	
						55			
						56 57			
						58			
						59			
)	/	Ļ))	60			
-10005	13/	8/	50/	*0000	3/				
001	-10004	£000,	20005	3/3	0003				
/ /	///	/ /	/ /	/ /	/				
								APPROVALS DATE SIZE	REV
									32-000-хооох к
							ACAD P/N C3132	-000-X000X-2 CHK CJ 2-15-88	
							1 P/N	APP CJ 2-15-88 SCALE NON	E SHEET 2 OF 2


к	11625	2-9-07	P.P		SEE SHT. 1	
J	11423	4-12-04	P.P	CJ	SEE SHT. 1	1
1	10353	5-9-00	P.P	D.M	SEE SHT. 1	1
н	8752	9-14-90	GW	K.T	SEE SHT. 1	1
G	8621B	5-1-90	G₩	CJ	SEE SHT. 1	PROPERTY OF TELVENT USA, INC.
SYM.	ECO NO.	DATE	BY	СНК	DESCRIPTION	— THIS DOCUMENT, WHETHER PATENTABLE OR NON-PATENTABLE SUBJECT MATTER, EMBODIES CONFIDENTIAL INFORMATION OF TELVENT USA, INC., HOUSTON, TEXAS, AND IS LOAMED WITH THE UNDERSTANDING THAT IT WILL NOT BE REPRODUCED NOR
					BE USED FOR ANY PURPOSE EXCEPT THAT FOR WHICH IT IS LOANED UNLESS WRITTEN PERMISSION IS GRANTED BY TELVENT USA, INC., AND IT SHALL BE RETURNED ON DEMAND.	


	ang na kata ang na		enne en				
NOTES :		QTY QTY QTY		QTY I		DESCRIPTION PCB LD SBO-XT 8 PT	NOTES
1. MARK BOARD WITH TOP ASSEMBLY PART NUMBER, REVISION LEVEL AND SERIAL NUMBER AFTER FINAL ASSEMBLY.		0 0 0			2	SCH LD SBO CONTROL 8 T/C PTS	
SERIAL NOWBER AFTER FINAL ASSEMBLE.	0		0		4	SCH ED SBO CONTROL & T/C PTS	
	33	33 33 33	3 33		5 J1160-016-00000 6	DIODE 1N4004 RS 400V 01.00A	CR1-CR33
		- 16 -		-	7 B0001-406-00001	LED RED CYL DIF 1.8V T1.75	DS1-DS16
	16	48				VARISTOR 130V 184V MOX V130LA1 VARISTOR 130V 184V MOX V130LA1	RV1-RV48 RV2,RV5,RV8,RV11,RV14,RV17,RV20,RV23
					0 0000 476 00000		RV26,RV29,RV32,RV35,RV38,RV41,RV44,RV47
	-	- 48 - 16				VARISTOR 130V 184V MOX V130LA1 VARISTOR 130V 184V MOX V130LA1	RV1-RV48 X
	16	- 16 16	5 16		11 B0002-228-B1002 12	RES MF 01.00P 00.25W K010.00	R1-R16
	16	16 16 16	5 16	16	13 B0001-080-00000	SOCKET RLY 11PIN REC PC 10A	К1-К16
	4	4 4 4	4		14 15 B0001-191-00000	TB PCB S.438 8-32 16 ME	TB1-TB4
					16		
	2	2 2 2	2		17 B0002-521-10026 18	CONN HDR PCB SH4 SLT 2X13 .125	J1, J2
		2 2 2 6 6 6				BAR SUPPORT PCB RELAY SCREW-MACH 6-32 BH SS 0437	
						CBL TIE NYL AHR #08 TA1S8	
					22 23 B0001-719-00024	RLY EN 24VDC 1FX 010A@150V MB	К1-К16
	-			- 1	24 B0001-075-00000	SPRING RELAY 1.9Hx1.4W RLY	K1-K16
					25 B0001-076-00000 26	POP RIVT OP 5-32D	K1-K16
	-			- 1	27 B0001-084-00000	RLY 24VDC 2FC 010A PWR PL	K1-K15 (ODD ONLY)
					28 B0001-075-00000 29 B0001-076-00000	SPRING RELAY 1.9Hx1.4W RLY POP RIVT OP 5-32D	K1-K15 (ODD ONLY) K1-K15 (ODD ONLY)
					30	· .	
	8/	8/8/8/	/ 8 /	8			
	32100	-22100 -22100 -21100	-12100				
	. /	/ · / · /	' / '	/	\sim		
					(1) (19)		
	CL4 <u>4</u> 15						
				20	of	VARIANCE ST	<u>ructure :</u>
	0		\square	2			TTT
		CHASSIS	GND			1 = NO MO	
	00					2 = MOVS 3 = MOV'S	ALL LOCATION FORM X
		0					
$1 \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $	_ [®] éE	OCR15 OCR16 * R8	Ŋ				1 = NO LED'S
$\begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 &$	DS8		<				2 = LED'S
	DS16 ا® ڈآ	K16	LVENT				
	Ϊŏ	⊕ ○	Z			$1 = \Delta U$	RELAY SOCKETS
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	000	O W31 O O				POPL	ILATED
	C RV46 R						
$\square \qquad \square \qquad$	10%	20	\square				
	0	• 0 0					
ĊHASSIS GND ┌───────────────────────────────	=		GND				
$\square \bigcirc \qquad _IR5 \qquad CL5 \qquad IR6 \qquad CL6 \qquad \square \oslash \qquad IR7 \qquad CL7 \qquad IR8$	CL8	l' EO			E I		
			0				W = WITH
	\sim	MPONANT					W O = WITHOUT
			JUL				
							WO WO K T X X / MO V X X / L E D
						UNLESS OTHERWISE SPECIFIED	PCA LANDAC SBO_YT 8PT
H 11689 10-9-07 P.P 7 ITEM B QTY. WAS 23						DECIMALS ANGLES $\frac{1}{2}$	WITH OR WITHOUT LED'S/MOV'S
G 11424 4-12-04 P.P J ITEM 1 WAS -001-REV-C, & ADDED B.O.M.						APPROVALS DATE NONE DWN GW 10–17–8	ASSEMBLY DRAWING
F 8975A 91-6-26 GW WE NEW CF-FORMET. COMPONENT CHANGES. PROPERTY OF TELVORT USA, NC. SYM. ECO NO. DATE BY CHK DESCRIPTION Description Buddotes componing. Intel understander states SUBJect matter Provide transmitter Subject matter ECO NO. DATE BY CHK DESCRIPTION Description Description ECUSD row and Public Barboard in the lunderstander States REVISIONS February transmitter Revision of States				ACA	D C3133-A00-XX100	PINSE NONE CHK C.JANIK 10-26-8	
REVISIONS BE USED FOR ANY PURPOSE DASET THAT FOR WHICH IT IS LAWED UNLESS WRITH REVISIONS				P/N	N C3133-AU0-XX100		8 SCALE NONE SHEET 1 OF 1







	CH1	NOTE:								
		1.	A COMPONENT THE VALUE 1	VALUE	OF (X)	() INDICA	TES THAT			
7	CH2	2.	THE 200K & BANK OF 8 C	THE 499	K RES	ISTORS FO	R EACH			
הלהי		з.	THE POWER SUPPLY CONNECTIONS FOR THE LF442'S ARE: PIN # 8 +15V, PIN # 4 −15V.							
	СНЗ	4.	PPC JOB # 1				l	C3 WF		
				<u>+</u>	51					
7	CH4			_	+15V		:	C2 IUF 1	÷	
האה					-15V					
	CH5			-			C	++++++++++++++++++++++++++++++++		
							ſ	28 1UF		
	CH6						C	29 1UF		
m							(30 1UF		
	CH7						0	31 1UF		
	GII						C	32 1UF		
								33 1UF		
	CH8						(C34 1UF		
							0	10F		
	CH9							- + C36 1UF - +		
							(10F		
٦	CH10							C38 1UF		
m	,						(39 1UF		
	CH1						(- + 240 1UF - +		
								241 1UF		
	CH2						(C42 1UF		
h										
	CH13									
	CH14									
F	MPL S C		NDAC	ANA	L 0	G - I N	16	P T 1	9 "	
	UNLESS OTHERWISE DINENSIONS ARE IN TOLERANCES: DECINALS .XX = +/020 .XXX = +/010	ANGLES +/-6 dag.	W VALI Autom			AN	ALOG I	N XT		
		0629	APPROVALS	DATE 2-25-87	size B	C313	0-002	-0000	MATIC	
Giran Gir	гг с ж	0023	chk KRT app KRT	3788 3788	D		ET 1 OF 1			






A (*) COMPONENT VALUE INDICATES THAT COMPONENT IS CONTROLED BY A VARIANCE.







В	C31	33-	00)2	-R	EV-		A	Α	
ALE		SHEET	2	OF	2	PCAD	ŧ	C3133-A	2.SCH	

SC